
DISCRETE SEMICONDUCTORS

Discrete Semiconductor Packages



1997

Data Handbook SC18

Let's make things better.



PHILIPS

Philips Semiconductors

QUALITY ASSURED

Our quality system focuses on the continuing high quality of our components and the best possible service for our customers. We have a three-sided quality strategy: we apply a system of total quality control and assurance; we operate customer-oriented dynamic improvement programmes; and we promote a partnering relationship with our customers and suppliers.

PRODUCT SAFETY

In striving for state-of-the-art perfection, we continuously improve components and processes with respect to environmental demands. Our components offer no hazard to the environment in normal use when operated or stored within the limits specified in the data sheet.

Some components unavoidably contain substances that, if exposed by accident or misuse, are potentially hazardous to health. Users of these components are informed of the danger by warning notices in the data sheets supporting the components. Where necessary the warning notices also indicate safety precautions to be taken and disposal instructions to be followed. Obviously users of these components, in general the set-making industry, assume responsibility towards the consumer with respect to safety matters and environmental demands.

All used or obsolete components should be disposed of according to the regulations applying at the disposal location. Depending on the location, electronic components are considered to be 'chemical', 'special' or sometimes 'industrial' waste. Disposal as domestic waste is usually not permitted.

Preface

TABLE OF CONTENTS

ntrodu	ctioniii
Chapte	r 1 - Package overview
Pa	ackages in ascending order of SOD/SOT numbers
Cı	ross-reference from JEDEC to SOD/SOT1-21
Cı	ross-reference from EIAJ to SOD/SOT1-21
Chapte	r 2 - Package outlines2-1
Chapte	r 3 - Handling precautions
El	ectrostatic charges
W	orkstation for handling electrostatic-sensitive devices
P	CB assembly
Te	esting PCBs
Chapte	r 4 - Soldering guidelines and SMD footprint design
In	troduction
A	xial and radial devices
S	urface-mount devices
R	ecommended footprints
Chanto	r 5 - Thermal considerations
-	troduction
	art one: Thermal properties
	art two: Worked examples
	art three: Heat dissipation
-	r 6 - Packing methods
	ntroduction
	ilossary of terms
	acking methods in exploded view6-2
Р	acking quantities, box dimensions and carrier shapes 6-12

Preface

	Introduction	7-1
	Explanation of the tables	7-1
	Substances not used by Philips Semiconductors	7-4
	Disposal	7-5
	Recycling	7-5
	General warnings	7-5
Ch	napter 8 - Data handbook system	Q_1

Preface

INTRODUCTION

Philips Semiconductors is one of the world's leading suppliers of discretes. Our range stretches from small-signal diodes and transistors, through FET power-devices and power rectifiers and triacs, to RF and microwave devices and modules. Such a diverse range of devices requires an equally diverse range of package designs. These packages must not only protect the enclosed circuit and connect it to the outside world, but must also ensure the device operates at its optimum performance in a wide variety of applications.

The discrete semiconductor package, which for many years was only an afterthought in the design and manufacture of electronic systems, increasingly is being recognized as a critical factor in both cost and performance. Indeed, in many applications, the package is often as important as the circuit it encapsulates. And as the functional density of devices and systems increases, the role of the discrete semiconductor package and its interconnections becomes ever more important.

With this in mind, this publication consolidates for the first time, all relevant data for Philips Semiconductors discrete packages in one book – from dimensional outline drawings and soldering information, to thermal design considerations, packing data, and chemical content tables. It should be viewed as a logical extension to our Discrete Semiconductor Data Handbook series and, as such, is intended to serve as a practical data reference to all those involved in production and engineering design, as well as a guide to package selection and availability.

An innovative partner

The development of discrete semiconductor packages is a dynamic technology as new and improved circuit processes become available. Applications that until only a few years ago were unattainable, are today common place. From mobile telecommunications and satellite broadcasting to aerospace and automotive applications, each imposes its own individual demands on the electronic package.

To meet these, and future demands, it is essential that the component manufacturer has an intimate knowledge of the multidisciplinary technologies involved to bring the circuit and package together in an optimum design.

Here at Philips, we have been involved in discrete semiconductor package design and development since the early1950's, during which time we have built up a wealth of experience and know-how in advanced process technologies and assembly procedures. By fully exploiting this expertise, and establishing close working partnerships with our customers, we have developed many market-driven and innovative package designs.

How this book is organized

We organized this databook into the following chapters:

Chapter 1 gives an overview of our discrete semiconductor packages along with a 3-dimensional illustration of each type. Packages are listed in ascending order of Philips outline code and followed by cross-reference lists from the JEDEC and EIAJ numbers to the equivalent Philips SOD/SOT number, where applicable.

Chapter 2 contains outline dimensional drawings for most of our discrete packages.

Chapter 3 reviews discrete package handling precautions with emphasis on ESD awareness at the assembly workstation.

Chapter 4 covers through-hole and SMD soldering and mounting techniques, and includes recommended footprint designs for many SMD packages.

Chapter 5 is divided into three parts covering: essential thermal properties of discrete semiconductors, worked examples of junction temperatures, and component heat dissipation and heatsink design.

Chapter 6 contains a survey of some of the packing methods most frequently used and includes the dimensions and shapes of the packing boxes and reels as well as their packing quantities.

Chapter 7 provides comprehensive data on the chemical composition of our discrete devices with information on their disposal and safety.

July 1997 i

Chapter 1

PACKAGE OVERVIEW

The following table lists our discrete packages in ascending order, and includes a brief description of the package, its 3-dimensional view and the page number on which you'll find the outline drawing. Cross-reference tables from the JEDEC and EIAJ numbers to the equivalent SOD/SOT numbers, where applicable, are given on page 1-21.

PACKAGES IN ASCENDING ORDER OF SOD/SOT NUMBERS

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOD27	Hermetically sealed glass package; axial leaded; 2 leads	P	2 - 1
SOD57	Hermetically sealed glass package; axial leaded; 2 leads		2 - 1
SOD59	Plastic single-ended package; heatsink mounted; 1 mounting hole; 2 leads		2 - 2
SOD61A	Hermetically sealed glass package; axial leaded; 2 leads		2 - 3
SOD61AB to AK	Hermetically sealed glass package; axial leaded; 2 leads		2 - 4
SOD61H2	Miniature hermetically sealed glass package; axial leaded; 2 leads		2 - 5

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOD64	Hermetically sealed glass package; axial leaded; 2 leads		2 - 5
SOD66	Hermetically sealed glass package; axial leaded; 2 leads	P	2 - 6
SOD68	Hermetically sealed glass package; axial leaded; 2 leads		2 - 6
SOD69	Plastic near cylindrical single-ended package; 2 in-line leads		2 - 7
SOD70	Plastic near cylindrical single-ended package; 2 in-line leads	303	2 - 8
SOD80	Hermetically sealed glass surface mounted package; 2 connections of contacts		2 -9
SOD80C	Hermetically sealed glass surface mounted package; 2 connections of contacts		2 - 9
SOD81	Hermetically sealed glass package; cavity free; Implotec ^{TM(1)} technology; axial leaded; 2 leads	P	2 - 10

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOD83A	Hermetically sealed glass surface mounted package; 2 connections of contacts	P	2 - 10
SOD87	Hermetically sealed glass surface mounted package; 2 connections of contacts; Implotec ^{TM(1)} technology		2 - 11
SOD88A	Hermetically sealed glass package; axial leaded; 2 leads	B	2 - 11
SOD88B	Hermetically sealed glass package; axial leaded; 2 leads		2 - 12
SOD89A	Hermetically sealed glass package; axial leaded; 2 leads		2 - 12
SOD89B	Hermetically sealed glass package; axial leaded; 2 leads		2 - 13
SOD91	Hermetically sealed glass package; Implotec ^{TM(1)} technology; axial leaded; 2 leads	P	2 - 13
SOD95	Plastic single-ended package; 2-lead low-profile		2 - 14

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOD100	Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 2-lead TO-220F exposed tabs		2 - 15
SOD103	Lacquered glass single-ended package; 2 in-line leads		2 - 16
SOD106	Transfer-moulded thermo-setting plastic small rectangular surface mounted package; 2 connectors		2 - 17
SOD110	Very small ceramic rectangular surface mounted package		2 - 18
SOD113	Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 2-leads TO-220 'full pack'		2 - 19
SOD115	Hermetically sealed glass package; axial leaded; 2 leads		2 - 20
SOD116A to AK	Hermetically sealed glass package; axial leaded; 2 leads	B	2 - 21
SOD118A	Hermetically sealed glass package; axial leaded; 2 leads	P	2 - 22

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOD118B	Hermetically sealed glass package; axial leaded; 2 leads	P	2 - 22
SOD323	Plastic surface mounted package; 2 leads		2 - 23
SOD523	Plastic surface mounted package; 2 leads		2 - 24
SOT5/11	Metal-can cylindrical single-ended package; 3 leads		2 - 25
SOT18/9	Metal-can cylindrical single-ended package; 4 leads		2 - 26
SOT18/13	Metal-can cylindrical single-ended package; 3 leads		2 - 27
SOT18/14	Metal-can cylindrical single-ended package; 4 leads		2 - 28
SOT18/15	Metal-can cylindrical single-ended package; 2 leads		2 - 29

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT18/17	Metal-can cylindrical single-ended package; 4 leads		2 - 30
SOT23	Plastic surface mounted package; 3 leads		2 - 31
SOT31	Metal-can cylindrical single-ended package; 6 leads		2 - 32
SOT32	Plastic single-ended leaded (through hole) package; mountable to heatsink, 1 mounting hole; 3 leads		2 - 33
SOT54	Plastic single-ended leaded (through hole) package; 3 leads		2 - 34
SOT54A	Plastic single-ended leaded (through hole) package; 3 leads (wide pitch)	FJ-S	2 - 35
SOT54 variant	Plastic single-ended leaded (through hole) package; 3 leads (on-circle)		2 - 36
SOT55E	Studded ceramic package; 4 leads		2 - 37

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT78	Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead		2 - 38
SOT82	Plastic single-ended package; 3 leads (in-line)		2 - 39
SOT89	Plastic surface mounted package; collector pad for good heat transfer; 3 leads		2 - 40
SOT93A	Plastic single-ended package; heatsink mounted; 1 mounting hole; 3 leads (in-line)		2 - 41
SOT93B	Plastic single-ended package; heatsink mounted; 1 mounting hole; 3 leads (in-line)		2 - 42
SOT96-1 (SO8)	Plastic small outline package; 8 leads; body width 3.9 mm		2 - 43
SOT100A	Hermetic ceramic package; 4 leads		2 - 44
SOT115D	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 9 gold-plated in-line leads		2 - 45

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT115G	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 8 gold-plated in-line leads		2 - 46
SOT115H	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 6 gold-plated in-line leads		2 - 47
SOT115J	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 7 gold-plated in-line leads		2 - 48
SOT115K	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 6 gold-plated in-line leads		2 - 49
SOT115L	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 7 gold-plated in-line leads		2 - 50
SOT115M	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input; 7 gold-plated in-line leads		2 - 51
SOT115N	Rectangular single-ended flat package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input with connector; 7 gold-plated in-line leads		2 - 52
SOT115P	Rectangular single-ended flat package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input with connector; 7 gold-plated in-line leads		2 - 53

Chapter 1

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT115R	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input with connector; 7 gold-plated in-line leads		2 - 54
SOT115T	Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input; 8 gold-plated in-line leads		2 - 55
SOT119A	Flanged ceramic package; 2 mounting holes; 6 leads		2 - 56
SOT119D	Flangeless ceramic package; 6 leads		2 - 57
SOT120A	Studded ceramic package; 4 leads		2 - 58
SOT121B	Flanged ceramic package; 2 mounting holes; 4 leads		2 - 59
SOT122A	Studded ceramic package; 4 leads		2 - 60
SOT122D	Studless ceramic package; 4 leads		2 - 61

July 1997 1 - 9

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT122E	Studded ceramic package; 4 leads		2 - 62
SOT122F	Studded ceramic package; 4 leads		2 - 63
SOT123A	Flanged ceramic package; 2 mounting holes; 4 leads		2 - 64
SOT128B	Plastic single-ended leaded (through hole) package; with cooling fin, mountable to heatsink, 1 mounting hole; 3 leads (in-line)		2 - 65
SOT132B	Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 7 in-line leads		2 - 66
SOT143B	Plastic surface mounted package; 4 leads		2 - 67
SOT143R	Plastic surface mounted package; reverse pinning; 4 leads		2 - 68
SOT147A	Studded ceramic package; 4 leads		2 - 69

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT160A	Flanged ceramic package; 2 mounting holes; 6 leads		2 - 70
SOT161A	Flanged ceramic package; 2 mounting holes; 8 leads		2-71
SOT163-1 (SO20)	Plastic small outline package; 20 leads; body width 7.5 mm		2 - 72
SOT171A	Flanged ceramic package; 2 mounting holes; 6 leads		2 - 73
SOT172A1	Studded ceramic package; 4 leads		2 - 74
SOT172A2	Studded ceramic package; 4 leads		2 - 75
SOT172D	Studless ceramic package; 4 leads		2 - 76
SOT186	Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3 lead TO-220 exposed tabs		2 - 77

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT186A	Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3 lead	M	2 - 78
SOT195	Plastic single-ended flat package; 4 in-line leads		2 - 79
SOT199	Plastic single-ended package; heatsink mounted; 1 mounting hole; 3 leads (in-line)		2 - 80
SOT223	Plastic surface mounted package; collector pad for good heat transfer; 4 leads		2 - 81
SOT226	Plastic single-ended package; 3 lead low-profile TO-220		2 - 82
SOT262A1	Flanged ceramic package double-ended; 2 mounting holes; 4 leads		2 - 83
SOT262A2	Flanged double-ended ceramic package; 2 mounting holes; 4 leads		2 - 84
SOT262B	Flanged double-ended ceramic package; 2 mounting holes; 4 leads		2 - 85

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT263	Plastic single-ended package; heatsink mounted; 1 mounting hole; 5-lead TO-220		2 - 86
SOT263-01	Plastic single-ended package; heatsink mounted; 1 mounting hole; 5-lead TO-220 lead form option		2 - 87
SOT268A	Flanged double-ended ceramic package; 2 mounting holes; 4 leads		2 - 88
SOT273A	Flanged ceramic package; 2 mounting holes; 6 leads		2 - 89
SOT278A	Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 5 in-line leads		2 -90
SOT278B	Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 4 in-line leads		2 - 91
SOT279A	Flanged double-ended ceramic package; 2 mounting holes; 4 leads		2 - 92
SOT281	Plastic single-ended package; 5-lead low-profile		2 - 93

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT288D	Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 7 in-line leads		2 - 94
SOT289A	Flanged ceramic package; 2 mounting holes; 4 leads		2 - 95
SOT312A	Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet (8.0 x 8.0 x 4.5 mm); 2 in-line leads		2 - 96
SOT312B	Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet (5.5 x 5.5 x 4.0 mm); 2 in-line leads	TUT!	2 - 97
SOT321	Rectangular single-ended surface-mount package; metal cap; flange mounted; 4 in-line leads	A North	2 - 98
SOT321B	Rectangular single-ended surface-mount package; metal cap; flange mounted; 4 in-line leads		2 - 99
SOT323	Plastic surface mounted package; 3 leads		2 - 100
SOT324B	Flanged ceramic package; 2 mounting holes; 4 leads		2 - 101

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT343N	Plastic surface mounted package; 4 leads		2 - 102
SOT343R	Plastic surface mounted package; 4 leads		2 - 103
SOT346	Plastic surface mounted package; 3 leads		2 -104
SOT347	Ceramic single-ended flat package; heatsink mounted; 2 mounting holes; 12 in-line tin (Sn) plated leads		2 - 105
SOT348	Rectangular single-ended flat package; plastic cap; heatsink mounted; 1 mounting hole; 5 in-line gold-metallized leads		2 - 106
SOT353	Plastic surface mounted package; 5 leads		2 - 107
SOT363	Plastic surface mounted package; 6 leads		2 - 108
SOT365	Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 4 in-line leads		2 - 109

Chapter 1

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT388A	Rectangular single-ended surface-mount package; metal cap; 4 in-line leads		2 - 110
SOT390A	Flanged ceramic package; 2 mounting holes; 2 leads		2 - 111
SOT391A	Flanged ceramic package; 2 mounting holes; 2 leads		2 - 112
SOT391B	Flangeless ceramic package; 2 leads		2 - 113
SOT399	Plastic single-ended through-hole package; mountable to heatsink; 1 mounting hole; 3 in-line leads		2 - 114
SOT404	Plastic single-ended package (Philips version of D²Pak); 2 leads	John	2 - 115
SOT409A	Ceramic surface mounted package; 8 leads		2 - 116
SOT409B	Ceramic surface mounted package; 8 leads		2 - 117

1 - 16

Chapter 1

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	
SOT416	Plastic surface mounted package; 3 leads		2 - 118
SOT421A	Ceramic single-ended flat package; 4 in-line leads		2 - 119
SOT422A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 120
SOT423A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 121
SOT426	Plastic single-ended package (Philips version of D²Pak); 4 leads	Man -	2 - 122
SOT427	Plastic single-ended package (Philips version of D²Pak); 6 leads		2 - 123
SOT428	Plastic surface mounted package (Philips version of DPak); 2 leads	200	2 - 124
SOT429	Plastic single-ended flat package; heatsink mounted; 1 mounting hole; 3 leads		2 - 125

July 1997 1 - 17

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT430	Plastic single-ended flat package; heatsink mounted; 1 mounting hole; 3 leaded JUMBO TO-247		2 - 126
SOT437A	Flanged ceramic package; 2 mounting holes; 2 leads		2 - 127
SOT439A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 128
SOT440A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 129
SOT441A	Studless ceramic package; 4 leads		2 - 130
SOT442A	Studded ceramic package; 4 leads		2 - 131
SOT443A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 132
SOT445A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 133

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT445B	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 134
SOT445C	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 135
SOT446A	Studless hermetic ceramic package; 2 leads		2 - 136
SOT447A	Flangeless ceramic package; 2 leads		2 - 137
SOT448A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 138
SOT451A	Ceramic single-ended flat package; heatsink mounted; 1 mounting hole; 11 in-line gold-metallized leads		2 - 139
SOT453A	Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet (3.8 x 2.0 x 0.8 mm); 2 in-line leads		2 - 140
SOT453B	Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet (8.0 x 8.0 x 4.5 mm); 2 in-line leads		2 - 141

OUTLINE	DESCRIPTION	3D VIEW (NOT TO SCALE)	PAGE
SOT453C	Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet (5.5 x 5.5 x 3.0 mm); 2 in-line leads		2 - 142
SOT454A	Ceramic single-ended flat package; heatsink mounted; 2 mounting holes; 14 in-line tin (Sn) plated leads		2 - 143
SOT457	Plastic surface mounted package; 6 leads		2 - 144
SOT460A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 145
SOT469A	Flanged hermetic ceramic package; 2 mounting holes; 2 leads		2 - 146

Chapter 1

CROSS-REFERENCE FROM JEDEC TO SOD/SOT

JEDEC	OUTLINE	PAGE
DO-34	SOD68	2 - 6
DO-35	SOD27	2 - 1
DO-41	SOD66	2 - 6
DO-214AC	SOD106	2 - 17
MS-012AA	SOT96-1	2 - 43
MS-013AC	SOT163-1	2 - 72
TO-18	SOT18/13	2 - 27
TO-18	SOT18/15	2 - 29
TO-39	SOT5/11	2 - 25
TO-71	SOT31	2 - 32
TO-72	SOT18/9	2 - 26
TO-72	SOT18/14	2 - 28
TO-72	SOT18/17	2 - 30
TO-92	SOT54	2 - 34
TO-126	SOT32	2 - 33
TO-202AA	SOT128B	2 - 65
TO-220	SOD95	2 - 14
TO-220	SOT226	2 - 82
TO-220	SOT263	2 - 86
TO-220	SOT263-01	2 - 87
TO-220	SOT281	2 - 93
TO-220AB	SOT78	2 - 38
TO-220AC	SOD59	2 - 2
TO-220F	SOD100	2 - 15
TO-220F	SOD113	2 - 19
TO-220F	SOT186	2 - 77
TO-220F	SOT186A	2 - 78
TO-236	SOT346	2 - 104
TO-236AB	SOT23	2 - 31
TO-243	SOT89	2 - 40
TO-247	SOT429	2 - 125

CROSS-REFERENCE FROM EIAJ TO SOD/SOT


EIAJ	OUTLINE	PAGE
SC-40	SOD27	2 - 1
SC-43	SOT54	2 - 34
SC-46	SOT78	2 - 38
SC-53	SOT128B	2 - 65
SC-59	SOT346	2 - 104
SC-61B	SOT143R	2 - 68
SC-62	SOT89	2 - 40
SC-63	SOT428	2 - 124
SC-67	SOT186	2 - 77
SC-70	SOT323	2 - 100
SC-73	SOT223	2 - 81
SC-74	SOT457	2 - 144
SC-75	SOT416	2 - 118
SC-76	SOD323	2 - 23
SC-79	SOD523	2 - 24
SC-88	SOT363	2 - 108
SC-88A	SOT353	2 - 107



Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD27




1. The marking band indicates the cathode.

OUTLINE	REFERENCES		EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOD27	A24	DO-35	SC-40	÷		97-06-09	

Hermetically sealed glass package; axial leaded; 2 leads

SOD57



DIMENSIONS (mm are the original dimensions)

UNIT	b max.	D max.	G max.	L min.
mm	0.81	3.81	4.57	28

0 2.5 5 mm

Note


1. The marking band indicates the cathode.


OUTLINE		REFER	ENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION		
SOD57						97-06-09	
				L			

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 2-lead TO-220

SOD59





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	С	D	D ₁	E	е	L	L ₁	L ₂ ⁽¹⁾	Р	q	Q
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	5.08	15.0 13.5	3.30 2.79	3.0	3.8 3.6	3.0 2.7	2.6 2.2

Note


1. Terminals in this zone are not tinned.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOD59		2-lead TO-220				97-06-11	

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD61A



DIMENSIONS (mm are the original dimensions)

UNIT	b	D max.	G max.	L min.	L ₁ max.
mm	0.6	2.5	4.9	32.5	3

0 2.5 5 mm scale

Note


1. The marking band indicates the cathode.

OUTLINE		REFER	EUROPEAN	ICCUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD61A						97-06-09

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD61AB to AK



DIMENSIONS (mm are the original dimensions)

OUTLINE VERSION	UNIT	b	D max.	G max.	L min.	L ₁ max.	L ₂ max.
SOD61AB	mm	0.6	2.5	5.5	31.8	3	5
SOD61AC	mm	0.6	2.5	8.3	30.4	3	5
SOD61AD	mm	0.6	2.5	8.7	30.2	3	5
SOD61AE	mm	0.6	2.5	9.1	30.0	3	5
SOD61AF	mm	0.6	2.5	9.5	29.8	3	5
SOD61AG	mm	0.6	2.5	9.9	29.6	3	5
SOD61AH	mm	0.6	2.5	10.5	29.3	3	5
SOD61AI	mm	0.6	2.5	11.5	28.8	3	5
SOD61AJ	mm	0.6	2.5	12.5	28.3	3	5
SOD61AK	mm	0.6	2.5	13.5	27.8	3	n.a

Note

1. The marking bands indicate the cathode.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD61AB to AK						97-06-20

July 1997 2 - 4

Chapter 2

Miniature hermetically sealed glass package; axial leaded; 2 leads

SOD61H2



DIMENSIONS (mm are the original dimensions)

UNIT	b	D max.	G max.	L min.	L ₁ max.
mm	0.6	2.2	3	32.5	3

0 2.5 5 mm


Note

1. The marking band indicates the cathode.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD61H2						97-06-09

Hermetically sealed glass package; axial leaded; 2 leads

SOD64



DIMENSIONS (mm are the original dimensions)

UNIT	b	D	G	L
	max.	max.	max.	min.
mm	1.35	4.5	5.0	28

0 2.5 5 mm scale

Note


1. The marking band indicates the cathode.

OUTLINE VERSION	REFERENCES				EUROPEAN	100115 5475
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD64	1					97-06-09

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD66




Hermetically sealed glass package; axial leaded; 2 leads

SOD68

ISSUE DATE

97-06-09

PROJECTION



July 1997

VERSION

SOD68

EIAJ


JEDEC

DO-34

Chapter 2

Plastic near cylindrical single-ended package; 2 in-line leads

SOD69



...


1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD69						97-06-02

Chapter 2

Plastic near cylindrical single-ended package; 2 in-line leads

SOD70



Note

1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.


OUTLINE VERSION	REFERENCES				EUROPEAN	IOOUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD70						97-02-28

July 1997 2 - 8

Chapter 2

Hermetically sealed glass surface mounted package; 2 connectors

SOD80



DIMENSIONS (mm are the original dimensions)

UNIT	D	н	L
mm	1.7 1.5	3.7 3.3	0.3




Note

1. The marking band indicates the cathode.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD80	100H02				97-06-20

Hermetically sealed glass surface mounted package; 2 connectors

SOD80C



DIMENSIONS (mm are the original dimensions)

UNIT	D	н	L
mm	1.60 1.45	3.7 3.3	0.3



Note


1. The marking band indicates the cathode.

OUTLINE		BBC		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	÷	PROJECTION	
SOD80C	100H01					97-06-20

Chapter 2

Hermetically sealed glass package; Implotec^{TM(1)} technology; axial leaded; 2 leads

SOD81



DIMENSIONS (mm are the original dimensions)

UNIT	b max.	D max.	G max.	G ₁ max.	L min.
mm	0.81	2.15	3.8	5	28

0 1 2 mm scale


Note

- 1. Implotec is a trademark of Philips.
- 2. The marking band indicates the cathode.

OUTLINE	REFERENCES EUROPEAN		DDO ICOTIO		ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOD81						97-06-20	

Hermetically sealed glass package; axial leaded; 2 leads

SOD83A



DIMENSIONS (mm are the original dimensions)

UNIT	b	D	G	L	
	max.	max.	max.	min.	
mm	1.35	4.5	7.5	30.7	

0 2.5 5 mm scale

Note


1. The marking band indicates the cathode.


OUTLINE	-	REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD83A					

Chapter 2

Hermetically sealed glass surface mounted package; 2 connectors; $Implotec^{TM(1)}$ technology

SOD87





DIMENSIONS (mm are the original dimensions)

UNIT	D	D1	н	L
mm	2.1 2.0	2.0 1.8	3.7 3.3	0.3




Note

- 1. Implotec is a trademark of Philips.
- 2. The marking indicates the cathode.

OUTLINE REFERENCES		1	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOD87	100H03					97-06-20	

Hermetically sealed glass package; axial leaded; 2 leads

SOD88A



DIMENSIONS (mm are the original dimensions)

UNIT	b max.	D max.	G max.	L min.
mm	0.81	3.8	8	30.5

0 2.5 5 mm

Note


1. The marking band indicates the cathode.

OUTLINE			EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD88A						97-06-20

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD88B



DIMENSIONS (mm are the original dimensions)

UNIT	b	D	G	L
	max.	max.	max.	min.
mm	0.81	3.8	11	29

0 2.5 5 mm scale


Note

1. The marking band indicates the cathode.

OUTLINE		REFERI	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD88B						97-06-20

Hermetically sealed glass package; axial leaded; 2 leads

SOD89A



DIMENSIONS (mm are the original dimensions)

UNIT	b max.	D max.	G max.	L min.	L ₁ max.
mm	1.35	5.5	7	31	3

0 2.5 5 mm

Note


1. The marking band indicates the cathode.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD89A					97-06-20

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD89B



DIMENSIONS (mm are the original dimensions)

	•		-	,	
UNIT	b max.	D max.	G max.	L min.	L ₁ max.
mm	1.35	5.5	10	29.5	3

0 2.5 5 mm لىيىلىيىيا scale


Note

1. The marking band indicates the cathode.

OUTLINE		REFEF	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD89B				$\bigoplus \bigoplus$	97-06-20

Hermetically sealed glass package; Implotec^{TM(1)} technology; axial leaded; 2 leads

SOD91



DIMENSIONS (mm are the original dimensions)

UNIT	b max.	D max.	G max.	G ₁ max.	L min.
mm	0.55	1.7	3.0	3.5	29

0 1 2 mm scale

Note


- 1. Implotec is a trademark of Philips.
- 2. The marking band indicates the cathode.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD91						97-06-09

Chapter 2

Plastic single-ended package; 2-lead low-profile TO-220

SOD95





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	С	D	D ₁	E	е	L	L ₁	L ₂ ⁽¹⁾ max	Q	
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	11.0 10.0	1.5 1.1	10.3 9.7	5.08	15.0 13.5	3.30 2.79	3.0	2.6 2.2	

Note


1. Terminals in this zone are not tinned.


OUTLINE		REFERE	NCES	EUROPEAN	ICCUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD95		low-profile 2-lead TO-220			97-06-11

Chapter 2

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 2-lead TO-220F exposed tabs

SOD100





0 5 10 mm Luuruuduuuud scale

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	С	D	D ₁	E	E ₁	е	L	L ₁ ⁽¹⁾	m	P	a	q	w
mm	4.4 4.0	2.9 2.5	0.9 0.7	1.5 1.3	0.55 0.38	17.0 16.4	7.9 7.5	10.2 9.6	5.7 5.3	5.08	14.3 13.5	4.8 4.0	0.9 0.5	3.2 3.0	1.4 1.2	4.4 4.0	0.4

Note


1. Terminal dimensions within this zone are uncontrolled. Terminals in this zone are not tinned.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD100		2-lead TO-220F			97-06-11

Chapter 2

Lacquered glass single-ended package; 2 in-line leads

SOD103



DIMENSIONS (mm are the original dimensions)


UNIT	A	Øb	e	G	G ₁	L max.	L ₁
mm	7.5 6.0	0.55 0.48	2.54	3.5 2.7	4.2 3.2	14.5	3.5 2.5

OUTLINE		REFE	RENCES	EUROPEAN	ICCUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD103					97-05-21

Chapter 2

Transfer-moulded thermo-setting plastic small rectangular surface mounted package; 2 connectors

SOD106




UNIT	A	A ₁	b	С	D	E	н	Q
mm	2.3 2.0	0.05	1.6 1.4	0.2	4.5 4.3	2.8 2.4	5.5 5.1	3.3 2.7

Note

1. The marking band indicates the cathode.

OUTLINE		REFER	REFERENCES EUROPEAN					
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE		
SOD106		DO-214AC				97-06-09		


Chapter 2



Chapter 2

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 2-leads TO-220 'full pack'

SOD113



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	С	D	E	е	H _E max.	j	k	L	L ₁ ⁽¹⁾	m	P	Q	q	Т	w	z ⁽²⁾
mm	4.6 4.0	2.9 2.5	0.9 0.7	1.1 0.9	0.7 0.4	15.8 15.2	10.3 9.7	5.08	19.0	2.7 2.3	0.6 0.4	14.4 13.5	3.3 2.8	6.5 6.3	3.2 3.0	2.6 2.3	2.6	2.55	0.4	8.0

Notes


- 1. Terminals are uncontrolled within zone L₁.
- 2. z is depth of T.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD113		2-lead TO-220			97-06-11

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD115



DIMENSIONS (mm are the original dimensions)

UNIT	b max.	D max.	G max.	L min.
mm	1.35	5.5	6.0	27

0 2.5 5 mm

Note


1. The marking band indicates the cathode.

OUTLINE		REFER	ENCES	EUROPEAN	ICCUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD115					97-06-20

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD116A to AK



DIMENSIONS (mm are the original dimensions)

OUTLINE VERSION	UNIT	b	D max.	G max.	L min.	L ₁ max.	L ₂ max.
SOD116A	mm	0.5	2.5	5.5	31.7	3	5
SOD116C	mm	0.5	2.5	7	31	3	5
SOD116E	mm	0.5	2.5	9.5	29.7	3	5
SOD116K	mm	0.5	2.5	12.5	28.2	3	5
SOD116G	mm	0.5	2.5	11	29	3	5
SOD116H	mm	0.5	2.5	3.5	32.7	3	5
SOD116AA	mm	0.5	2.5	3.5	32.8	3	5
SOD116AB	mm	0.5	2.5	5.5	31.8	3	5
SOD116AC	mm	0.5	2.5	8.3	30.4	3	5
SOD116AD	mm	0.5	2.5	8.7	30.2	3	5
SOD116AE	mm	0.5	2.5	9.1	30	3	5
SOD116AF	mm	0.5	2.5	9.5	29.8	3	. 5
SOD116AG	mm	0.5	2.5	9.9	29.6	3	5
SOD116AH	mm	0.5	2.5	10.5	29.3	3	- 5
SOD116AI	mm	0.5	2.5	11.5	28.8	3	5
SOD116AJ	mm	0.5	2.5	12.5	28.3	3	5
SOD116AK	mm	0.5	2.5	13.5	27.8	3	5

Note


^{1.} The marking bands indicate the cathode.

OUTLINE		REFERE	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOD116A to AK					97-06-18

Chapter 2

Hermetically sealed glass package; axial leaded; 2 leads

SOD118A




Note

1. The marking bands indicate the cathode.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOD118A						97-06-20

Hermetically sealed glass package; axial leaded; 2 leads

SOD118B



DIMENSIONS (mm are the original dimensions)

UNIT	b	D	G	L min.
mm	0.52 0.48	2.6 2.4	10.2 9.8	29

0 2.5 5 mm scale

Note


1. The marking bands indicate the cathode.

OUTLINE		REFER		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC EIAJ				
SOD118B						97-06-20

Chapter 2


Plastic surface mounted package; 2 leads

SOD323



OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOD323					97-06-02	


Chapter 2



Chapter 2

Metal-can cylindrical single-ended package; 3 leads

SOT5/11



SOT5/11	TO-39		$\bigoplus \bigoplus$	97-04-11	-
	 				_

EIAJ

PROJECTION

JEDEC


IEC

VERSION

Chapter 2

Metal-can cylindrical single-ended package; 4 leads

SOT18/9




OUTLINE		REFER	EFERENCES EUROPEAN				
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT18/9	B12/C7 type 3	TO-72				97-04-18	

Chapter 2

Metal-can cylindrical single-ended package; 3 leads

SOT18/13



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	а	b	D	D ₁	j	k	L	w	α
mm	5.31 4.74	2.54	0.47 0.41	5.45 5.30	4.70 4.55	1.03 0.94	1.1 0.9	15.0 12.7	0.40	45°

О	UTLINE		REFERENCES		EUROPEAN	ISSUE DATE	
VI	ERSION	IEC	JEDEC	EIAJ	 PROJECTION	ISSUE DATE	
S	OT18/13	B11/C7 type 3	TO-18	-		97-04-18	

Chapter 2

Metal-can cylindrical single-ended package; 4 leads

SOT18/14




UNIT	A	а	b	D	D ₁	j	k	L	w	α
mm	5.31 4.74	2.54	0.46 0.42	5.45 5.30	4.70 4.55	1.03 0.97	1.1 0.9	15.0 13.0	0.40	45°

OUTLINE		REFERENCES				ICCUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT18/14	B12/C7 type 3	TO-72				97-04-18	

Chapter 2

Metal-can cylindrical single-ended package; 2 leads

SOT18/15



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	а	b	D	D ₁	j	k	L	w	α
mm	5.31 4.74	2.54	0.46 0.42	5.45 5.30	4.70 4.55	1.03 0.97	1.1 0.9	15.0 13.0	0.40	45°

OUTLINE		REFER	ENCES		EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJE		ISSUE DATE	
SOT18/15	B10/C7	TO-18				97-04-18	

Chapter 2

Metal-can cylindrical single-ended package; 4 leads

SOT18/17




UNIT	A	а	b	D	D ₁	j	k	L	w	α
mm	5.31 4.74	2.54	0.46 0.42	5.45 5.30	4.70 4.55	1.03 0.97	1.1 0.9	15.0 13.0	0.40	45°

	REFE	RENCES	EUROPEAN	ICCUE DATE
IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
B12/C7 type 3	TO-72			97-04-18
		IEC JEDEC	IEC JEDEC EIAJ	IEC JEDEC EIAJ PROJECTION

Chapter 2

Plastic surface mounted package; 3 leads

SOT23



VERSION

SOT23

IEC

JEDEC

EIAJ


PROJECTION

97-02-28

Chapter 2

Metal-can cylindrical single-ended package; 6 leads

SOT31




UNIT	A max.	а	b max.	D max.	D ₁ max.	j max.	k max.	L min.	w	α
mm	5.3	2.54	0.51	5.8	4.8	1.16	1.17	12.7	0.35	45°

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT31		TO-71	:		97-06-18

Chapter 2

Plastic single-ended leaded (through hole) package; mountable to heatsink, 1 mounting hole; 3 leads SOT32



UNIT	A	bp	С	D	E	е	e ₁	L	L ₁ ⁽¹⁾ max	Q	P	P ₁	w	
mm	2.7 2.3	0.88 0.65	0.60 0.45	11.1 10.5	7.8 7.2	4.58	2.29	16.5 15.3	2.54	1.5 0.9	3.2 3.0	3.9 3.6	0.254	


Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT32		TO-126			97-03-04

Chapter 2

Plastic single-ended leaded (through hole) package; 3 leads

SOT54




Note

OUTLINE	1, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4, 4,	REFER	ENCES	 EUROPEAN	100115 0 4 7 5
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT54		TO-92	SC-43		97-02-28

Chapter 2

Plastic single-ended leaded (through hole) package; 3 leads (wide pitch)

SOT54A




UNIT	A	b	b ₁	С	D	d	E	е	e ₁	L	L ₁ ⁽¹⁾
mm	5.2 5.0	0.48 0.40	0.66 0.56	0.45 0.40	4.8 4.4	1.7 1.4	4.2 3.6	5.08	2.54	14.5 12.7	2.5

OUTLINE		REFER		 EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT54A		TO-92	SC-43		97-05-13

Chapter 2

Plastic single-ended leaded (through hole) package; 3 leads (on-circle)

SOT54 variant



UNIT	A	b	b ₁	С	D	d .	E	е	e ₁	L	L ₁ ⁽¹⁾ max	L ₂ max	
mm	5.2 5.0	0.48 0.40	0.66 0.56	0.45 0.40	4.8 4.4	1.7 1.4	4.2 3.6	2.54	1.27	14.5 12.7	2.5	2.5	


Notes

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE		
SOT54 variant		TO-92	SC-43		97-04-14		

Chapter 2

Studded ceramic package; 4 leads

SOT55E



OUTLINE

VERSION

SOT55E

IEC

EIAJ

EUROPEAN

PROJECTION

ISSUE DATE

97-06-28


REFERENCES


JEDEC

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-220

SOT78





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	С	D	D ₁	E	е	L	L ₁	L ₂ ⁽¹⁾ max.	Р	q	Q	
mm	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	3.8 3.6	3.0 2.7	2.6 2.2	

Note


1. Terminals in this zone are not tinned.

OUTLINE		REFERE	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	 PROJECTION	ISSUE DATE	
SOT78		TO-220			97-06-11	

Chapter 2

Plastic single-ended package; 3 leads (in-line)

SOT82



DIMENSIONS (mm are the original dimensions)

	UNIT	A	b	C	D	E	е	e ₁	L	L ₁ ⁽¹⁾ max.	P	Q	q	w
and other party of the latest	mm	2.8 2.3	0.88 0.65	0.58 0.47	11.1 10.5	7.8 7.2	2.29	4.58	16.5 15.3	2.54	3.1 2.5	1.5 0.9	3.9 3.5	0.254


Note

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT82					97-06-11

Chapter 2

Plastic surface mounted package; collector pad for good heat transfer; 3 leads

SOT89




ONIT	_ ^	P1	52	ոց	C	ט	_	e	e ₁	ΠE	min.	w
mm	1.6 1.4	0.48 0.35	0.53 0.40	1.8 1.4	0.44 0.37	4.6 4.4	2.6 2.4	3.0	1.5	4.25 3.75	0.8	0.13

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT89					97-02-28

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3 leads (in-line)

SOT93A





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	Α	A ₁	b	С	D	D ₁	E	E ₁	E ₂	е	e ₁	L ⁽¹⁾	L ₁ ⁽²⁾ max.	L ₂	Р	Q	q	R	s ₁	w
mm	4.6 4.4	2.05 1.95	1.15 0.95	0.50 0.35	21 20	12.7 12.3	15.2 14.8	14.15 13.85	13.8 13.4	5.5	11.0	14.1 13.6	2.2	2	4.25 4.15	1.7 1.5	4.55 4.25	2 1	0.7 0.5	0.5

Notes


- 1. Dimensions are for untinned terminals.
- 2. Terminal dimensions within this zone are uncontrolled to allow for body and terminal irregularities.

OUTLINE		REFERI	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT93A					97-06-11

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3 leads (in-line)

SOT93B



0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	С	D	D ₁	E	E ₁	E ₂	е	e ₁	L(1)	L ₁ ⁽²⁾ max.	Р	Q	q	R	s ₁	w	
mm	4.6 4.4	2.05 1.95	1.15 0.95	0.50 0.35	21 20	12.7 12.3	15.2 14.8	14.15 13.85	13.8 13.4	5.5	11.0	14.1 13.6	2.2 max	4.25 4.15	1.7 1.5	4.55 4.25	2	0.7 0.5	0.5	

Notes


- 1. Dimensions are for untinned terminals.
- 2. Terminal dimensions within this zone are uncontrolled to allow for body and terminal irregularities.

					EUROPEAN	ISSUE DATE
/ERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT93B						97-06-11
	SOT93B	IEC IEC	IEC JEDEC	IEC JEDEC EIAJ	JEDEC EIAJ	SOTORP

Chapter 2

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.20 0.19	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

Notes


- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE	\$.	REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT96-1	076E03S	MS-012AA			95-02-04 97-05-22

Chapter 2

Hermetic ceramic package; 4 leads

SOT100A




UNIT	A	b	b ₁	С	D	D ₁	E	L
mm	1.31	1.07	0.56	0.16	2.64	2.6	2.64	4.3
	0.81	0.96	0.45	0.07	2.34	2.4	2.34	3.3

OUTLINE		REFERE	NCES	EUROPEAN	IOOUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT100A					97-05-23

Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 9 gold-plated in-line leads


SOT115D



Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 8 gold-plated in-line leads


SOT115G



Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 6 gold-plated in-line leads

SOT115H




July 1997 2 - 47

Chapter 2

97-04-10

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 7 gold-plated in-line leads

SOT115J




SOT115J

Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; 6 gold-plated in-line leads


SOT115K



Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 7 gold-plated in-line leads

SOT115L




July 1997 2 - 50

Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input; 7 gold-plated in-line leads


SOT115M



Chapter 2

Rectangular single-ended flat package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input with connector; 7 gold-plated in-line leads


SOT115N



Chapter 2

Rectangular single-ended flat package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input with connector; 7 gold-plated in-line leads


SOT115P



Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input with connector; 7 gold-plated in-line leads


SOT115R



Chapter 2

Rectangular single-ended package; aluminium flange; 2 vertical mounting holes; 2 x 6-32 UNC and 2 extra horizontal mounting holes; optical input; 8 gold-plated in-line leads

SOT115T



July 1997 2 - 55

 \bigcirc


97-06-28

Package outlines

Chapter 2

Flanged ceramic package; 2 mounting holes; 6 leads

SOT119A




July 1997 2 - 56

SOT119A

Chapter 2

Flangeless ceramic package; 6 leads

SOT119D



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	b	b ₁	b ₂	С	D	D ₁	е	Н	Н1	Q	w ₂	w ₃
mm	4.53 3.70	5.59 5.33	5.34 5.08	4.07 3.81	0.16 0.10	12.86 12.59		6.48		18.55 18.28		0.51	0.26
inches	0.178 0.146	0.220 0.210	0.210 0.200	0.160 0.150	0.006 0.004	0.506 0.496	0.505 0.495	0.255	0.865 0.835		0.067 0.057	0.02	0.01

OUTLINE		REFER	ENCES	 EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT119D					97-06-28

Chapter 2

Studded ceramic package; 4 leads

SOT120A




UNIT	A	b	С	D	D ₁	D ₂	Н	L	М	M ₁	N	N ₁	N ₃	Q	w	w ₁
mm	5.97 4.74	5.90 5.48	0.18 0.14	9.73 9.47	8.39 8.12	9.66 9.39	27.44 25.78	9.00 8.00	3.41 2.92	1.66 1.39	12.83 11.17	1.60 0.00	3.31 2.54	4.35 3.98	8-32	0.38
inches	0.283 0.248	0.232 0.216			0.330 0.320			0.354 0.315						0.171 0.157	UNC	0.015

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT120A			,		97-06-28

Chapter 2

Flanged ceramic package; 2 mounting holes; 4 leads

SOT121B




OUTLINE		REFER	RENCES	EUROPEAN ISSUE DA			
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE		
SOT121B					97-06-28		

Chapter 2

Studded ceramic package; 4 leads

SOT122A



VE	RSION		IEC	•		JEDEC		EL	A 1				PROJ	ECTION	'	SOUE D	AIC
OL	OUTLINE REFERENCES												EUROPEAN ISSUE DATE				A.T.E.
	4.74	5.58	0.14	7.23	6.22	6.93	25.78	9.14	2.66	1.39	11.04	1.02	2.92	2.74	UNC	0.381	90°

2 - 60

9.91

M₁

3.18

N₁

max.

1.02

11.82

Q

3.38

∄⊕

N₃

w

w₁

0.381

97-04-18

α

90°

0.18

5.85

7.50 7.23

6.48

7.24

27.56


UNIT


SOT122A


Chapter 2

Studiess ceramic package; 4 leads

SOT122D







DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	b	С	D	D ₂	н	L	Q	α
mm	4.17 3.27	5.85 5.58	0.18 0.14	7.50 7.23	7.24 6.98	27.56 25.78	9.91 9.14	1.58 1.27	90°

OUTLINE		REFE	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT122D					97-04-18

Chapter 2

Studded ceramic package; 4 leads

SOT122E



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	b	b ₁	b ₂	С	D	D ₁	D ₂	Н	L	М	М1	N	N ₁ max.	N ₂	N ₃	Q	w	w ₁	α
mm	5.97 4.80	1.05 0.73		14.25 13.94		7.50 7.23	6.46 6.25		27.56 25.78		3.18 2.92	1.63 1.42	11.82 11.04	1.02	8.89 7.36	3.68 2.92	3.38 2.79	8-32 UNC	0.381	90°

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT122E					97-04-18

Chapter 2

Studded ceramic package; 4 leads

SOT122F




OUTLINE	*	REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT122F					97-04-18

Chapter 2

Flanged ceramic package; 2 mounting holes; 4 leads

SOT123A




UNIT	A	b	С	D	D ₁	F	н	L	р	Q	q	U ₁	U ₂	U ₃	w ₁	w ₂	α
mm	7.47 6.37	5.82 5.56	0.18 0.10	9.73 9.47	9.63 9.42	2.72 2.31	20.71 19.93		3.33 3.04	4.63 4.11	18.42	25.15 24.38	6.61 6.09	9.78 9.39	0.51	1.02	45°
inches	0.294 0.251	0.229 0.219						0.221 0.203	0.131 0.120	0.182 0.162	0.725	0.99 0.96	0.26 0.24	0.385 0.370	0.02	0.04	45

OUTLINE		REFER	IENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	 PROJECTION	ISSUE DATE
SOT123A					97-06-28

Chapter 2

Plastic single-ended leaded (through hole) package; with cooling fin, mountable to heatsink, 1 mounting hole; 3 leads (in-line)

SOT128B



mm

1. Plastic flash allowed within this zone

8.0

0.6

0.65

0.5

8.6

10.1

10.4

10.0

4.6

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT128B		TO-202			97-02-28

2.54

5.08

24.2

13.3

2.4

3.8

2.5


3.9

1.7

0.25

Chapter 2

Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 7 in-line leads SOT132B




July 1997 2 - 66

Chapter 2

Plastic surface mounted package; 4 leads

SOT143B




UNIT	A	A ₁ max	bp	b ₁	С	D	E	е	e ₁	HE	Lр	Q	V	w	у
mm	1.1 0.9	0.1	0.48 0.38	0.88 0.78	0.15 0.09	3.0 2.8	1.4 1.2	1.9	1.7	2.5 2.1	0.45 0.15	0.55 0.45	0.2	0.1	0.1

ſ	OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
	VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
	SOT143B					97-02-28

Chapter 2

Plastic surface mounted package; reverse pinning; 4 leads

SOT143R





OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT143R					97-03-10

Chapter 2

Studded ceramic package; 4 leads

SOT147A





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	С	D	D ₁	н	N	N ₁ max.	Q	w	w ₁
mm	8.06 7.18	5.82 5.56	0.16 0.10	12.86 12.59				1.40	5.24 4.92	1/4"×	0.51
inches	0.317 0.283	0.229 0.219	0.006 0.004	0.506 0.496	0.525 0.495		0.527 0.497	0.055	0.206 0.194	28 UNF	0.02


0 5 10 mm

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT147A	*				97-06-28

Chapter 2

Flanged ceramic package; 2 mounting holes; 6 leads

SOT160A



UN	IT A	A	ь	b ₁	b ₂	С	D	D ₁	е	F	н	H ₁	р	Q	q	U ₁	U ₂	U ₃	w ₁	w ₂	w ₃
mı	n 7.3	.32 .40		5.72 5.46				9.66 9.39					3.31 3.04	4.50 4.14	18.42	24.90 24.63	6.48 6.22	9.78 9.52	0.51	1.02	0.26
inch	es 0.2 0.2	288 252	0.205 0.195	0.225 0.215	0.185 0.175	0.004 0.006	0.383 0.373	0.380 0.370	0.260	0.112 0.088	0.960 0.940	0.725 0.715	0.130 0.120	0.177 0.163	0.725	0.980 0.970	0.255 0.245	0.385 0.375	0.02	0.04	0.01


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT160A					97-06-28

July 1997 2 - 70

Chapter 2

Flanged ceramic package; 2 mounting holes; 8 leads

SOT161A




OUTLINE	X.	REFERI	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT161A					97-06-28

Chapter 2

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014		0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT163-1	075E04	MS-013AC			95-01-24 97-05-22

Chapter 2

Flanged ceramic package; 2 mounting holes; 6 leads

SOT171A




UNIT	Α	b	b ₁	С	D	D ₁	E	E ₁	е	F	н	Н1	р	Q	q	U ₁	U ₂	w ₁	w ₂	w ₃
mm	6.81 6.07	2.15 1.85	3.20 2.89		9.25 9.04				3.58		11.31 10.54	9.27 9.01	3.43 3.17	4.32 4.11	18.42	24.90 24.63	6.00 5.70	0.51	1.02	0.26
inches	0.268 0.239	0.085 0.073	0.126 0.114	0.006 0.003	0.364 0.356	0.366 0.354	0.234 0.226	0.236 0.224	0.140	0.120 0.100	0.445 0.415	0.365 0.355	0.135 0.125	0.170 0.162	0.725	0.980 0.970	0.236 0.224	0.02	0.04	0.01

OUTLINE		REFERI	ENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	27	PROJECTION	ISSUE DATE
SOT171A						97-06-28

Chapter 2

Studded ceramic package; 4 leads

SOT172A1




OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT172A1					97-06-28

Chapter 2

Studded ceramic package; 4 leads

SOT172A2



OUTLINE

VERSION

SOT172A2

IEC

EIAJ

EUROPEAN

PROJECTION

ISSUE DATE

97-06-28


REFERENCES


JEDEC


Chapter 2

Studless ceramic package; 4 leads

SOT172D







DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	b	b ₁	С	D	D ₁	н	Q
mm	3.71 2.89	3.31 3.04	0.89 0.63	0.16 0.10	5.20 4.95	5.33 5.08	26.17 24.63	1.15 0.88
inches	0.146 0.114	0.13 0.12		0.006 0.004	0.205 0.195			0.045 0.035

OUTLINE		REFER	ENCES	EUROPEAN	100115 0 4 7 5
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT172D					97-06-28

Chapter 2

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3 lead TO-220 exposed tabs

SOT186





DIMENSIONS (mm are the original dimensions)

UNIT	A	Α1	b	b ₁	С	D	D ₁	E	E ₁	е	e ₁	L	L ₁ ⁽¹⁾	L ₂	m	Р	Q	q	w
mm	4.4 4.0	2.9 2.5	0.9 0.7	1.5 1.3	0.55 0.38	17.0 16.4	7.9 7.5	10.2 9.6	5.7 5.3	2.54	5.08	14.3 13.5	4.8 4.0	10	0.9 0.5	3.2 3.0	1.4 1.2	4.4 4.0	0.4

scale

Note


1. Terminal dimensions within this zone are uncontrolled. Terminals in this zone are not tinned.


OUTLINE	4 - 2 - 1 - 2	REFER	ENCES	 EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT186		TO-220			97-06-11

Chapter 2

Plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3 lead TO-220

SOT186A





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	b ₂	С	D	D ₁	E	е	e ₁	j	к	L	L ₁	L ₂ ⁽¹⁾ max.	Р	Q	q	T ⁽²⁾	w	
mm	4.6 4.0	2.9 2.5	0.9 0.7	1.1 0.9	1.4 1.2	0.7 0.4	15.8 15.2	6.5 6.3	10.3 9.7	2.54	5.08	2.7 2.3	0.6 0.4	14.4 13.5	3.30 2.79	3	3.2 3.0	2.6 2.3	3.0 2.6	2.5	0.4	

Notes


- 1. Terminal dimensions within this zone are uncontrolled. Terminals in this zone are not tinned.
- 2. Both recesses are \varnothing 2.5 \times 0.8 max. depth

OUTLINE		REFERE	NCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT186A		TO-220			97-06-11

Chapter 2

Plastic single-ended flat package; 4 in-line leads

SOT195



Notes


1. Terminal dimensions within this zone are uncontrolled to allow for flow of plastic and terminal irregularities.


OUTLINE		REFERI	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT195					97-06-02

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3 leads (in-line)

SOT199





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	А	A ₁	b	b ₁	С	D	E	E ₁	е	e ₁	L	L ₁ ⁽¹⁾	m	Р	Q	q	w	α
mm	5.2 4.8	3.4 3.0	1.2 1.0	2.1 1.9	0.6 0.5	21.5 20.5	15.3 14.7		5.45	10.9	16.5 15.7	3.7 3.3	0.8 0.6	3.3 3.1	2.1 1.9	6.2 5.8	0.4	45°

Note

1. Terminals in this zone are not tinned.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT199					97-06-27

PROJECTION

∃⊕

96-11-11


97-02-28

Package outlines

Chapter 2

Plastic surface mounted package; collector pad for good heat transfer; 4 leads

SOT223



EIAJ

JEDEC

IEC


VERSION


SOT223

Chapter 2

Plastic single-ended package; 3 lead low-profile TO-220

SOT226





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UN	IT	A	A ₁	b	b ₁	С	D	D ₁	E	е	L	L ₁	L ₂ ⁽¹⁾ max	Q
mr	n	4.5 4.1	1.39 1.27	0.9 0.7	1.3 1.0	0.7 0.4	11.0 10.0	1.5 1.1	10.3 9.7	2.54	15.0 13.5	3.30 2.79	3.0	2.6 2.2

Note


1. Terminals in this zone are not tinned.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT226		low-profile TO-220			97-06-11

Chapter 2

Flanged double-ended ceramic package; 2 mounting holes; 4 leads

SOT262A1




OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT262A1					97-06-28

Chapter 2

Flanged double-ended ceramic package; 2 mounting holes; 4 leads

SOT262A2



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	b	С	D	е	E	E ₁	F	н	Н1	р	Q	q	U ₁	U ₂	w ₁	w ₂	w ₃
mm	5.39 4.62	5.85 5.58	0.16 0.10	21.98 21.71	11.05	10.27 10.05	10.29 10.03	1.78 1.52	20.58 20.06	17.02 16.51	3.28 3.02	2,47 2.20	27.94	34.17 33.90	9.91 9.65	0.51	1.02	0.25
inches	0.212 0.182	0.230 0.220	0.006 0.004	0.865 0.855	0.435	0.404 0.395	0.405 0.396	0.070 0.060	0.81 0.79	0.67 0.65	0.129 0.119	0.097 0.087	1.100	1.345 1.335	0.390 0.380	0.02	0.04	0.01

OUTLINE	4	REFER	ENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT262A2				-		97-06-28

Chapter 2

Flanged double-ended ceramic package; 2 mounting holes; 4 leads

SOT262B




UNIT	A	b	С	D	е	E	E ₁	F	н	Н1	р	Q	q	U ₁	U ₂	w ₁	w ₂	w ₃
mm	5.39 4.62	8.51 8.25	0.16 0.10	21.98 21.71	11.05	10.27 10.05	10.29 10.03	1.78 1.52	15.50 14.98	19.69 19.17	3.28 3.02	2,47 2.20	27.94	34.17 33.90	9.91 9.65	0.51	1.02	0.25
inches	0.212 0.182	0.335 0.325	0.006 0.004	0.865 0.855	0.435	0.404 0.396	0.405 0.395	0.070 0.060	0.61 0.59	0.775 0.755	0.129 0.119	0.097 0.087	1.100	1.345 1.335	0.390 0.380	0.02	0.04	0.01


OUTL	.INE	and the second	REFE	RENCES	EUROPEAN	ISSUE DATE
VERS	ION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT2	262B					97-06-28

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 5-lead TO-220

SOT263





0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	С	D	D ₁	E	е	L	L ₁ ⁽¹⁾	L ₂ ⁽²⁾	L3 ⁽³⁾ max.	m	Р	q	Q	w
mm	4.5 4.1	1.39 1.27	0.9 0.7	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	1.7	15.0 13.5	2.4 1.6	0.5	3.5	0.8 0.6	3.8 3.6	3.0 2.7	2.6 2.2	0.4

Notes

- 1. Terminal dimensions are uncontrolled in this zone.
- 2. Positional accuracy of the terminals is controlled in this zone.
- 3. Terminals in this zone are not tinned.


OUTLINE	-	REFERI	ENCES	EUROPEAN	IOOUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT263		5-lead TO-220			97-06-11

July 1997 2 - 86

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 5-lead TO-220 lead form option

SOT263-01



UNIT	A	A ₁	b	С	D	D ₁	E	е	L	L ₁	L ₂	L ₃ ⁽¹⁾ max.	L4 ⁽²⁾	L ₅ ⁽³⁾ max.	m	Р	q	Q	Q ₁	Q ₂	R	w
mm	4.5 4.1	1.39 1.27	0.90 0.75	0.7 0.4	15.8 15.2	6.4 5.9	10.3 9.7	1.7	9.8 9.7	5.9 5.3	5.2 5.0	3.5	2.4 1.6	0.5	0.8 0.6	3.8 3.6	3.0 2.7	2.0	4.5	8.2	0.5	0.4

Notes

- 1. Terminals in this zone are not tinned.
- 2. Positional accuracy of the terminals is controlled in this zone.
- 3. Terminal dimensions are uncontrolled in this zone.


OUTLINE	e e e	REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE	
SOT263-01		5-lead (option) TO-220			97-06-11	

July 1997 2 - 87

Chapter 2

Flanged double-ended ceramic package; 2 mounting holes; 4 leads

SOT268A




OUTLINE		REFER	ENCES	a de la companya de	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT268A						97-06-28

Chapter 2

Flanged ceramic package; 2 mounting holes; 6 leads

SOT273A



VERSION

SOT273A

IEC

JEDEC


EIAJ

PROJECTION

97-06-28

Chapter 2

Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 5 in-line leads SOT278A




July 1997 2 - 90

Chapter 2

Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 4 in-line leads SG


SOT278B



Chapter 2

Flanged double-ended ceramic package; 2 mounting holes; 4 leads

SOT279A



UNIT	A	b	С	D	E	е	F	н	Н1	р	Q	q	U ₁	U ₂	w ₁	w ₂	w ₃
mm	6.84 6.01	1.66 1.39	0.16 0.10	9.28 9.01	5.97 5.71	3.05	3.05 2.54	12.96 11.93	4.19	3.48 3.22	4.35 4.03	18.42	24.90 24.63	5.97 5.71	0.51	1.02	0.25
inches	0.269 0.237	0.065 0.055	0.006 0.004		0.235 0.225	0.12	0.120 0.100	0.51 0.47	0.195 0.165	0.137 0.127	0.171 0.159		0.98 0.97	0.235 0.225	0.02	0.04	0.01


OUTLINE		REFER	ENCES	EUROPEAN	IOCUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT279A					97-06-28

July 1997 2 - 92

Chapter 2

Plastic single-ended package; 5-lead low-profile TO-220

SOT281



0 5 10 mm

DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	С	D	D ₁	E	е	L	L ₁ ⁽¹⁾	L ₂ ⁽²⁾	L3 ⁽³⁾ max.	m	Q	w
mm	4.5 4.1	1.39 1.27	0.9 0.7	0.7 0.4	11.0 10.0	1.5 1.1	10.3 9.7	1.7	15.0 13.5	2.4 1.6	0.5	3.5	0.8 0.6	2.6 2.2	0.4


Notes

- 1. Terminal dimensions are uncontrolled in this zone.
- 2. Positional accuracy of the terminals is controlled in this zone.
- 3. Terminals in this zone are not tinned.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT281		low-profile 5-lead TO-220			97-06-11

Chapter 2


Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 7 in-line leads SOT288D



Chapter 2

Flanged ceramic package; 2 mounting holes; 4 leads

SOT289A



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	Α	b	С	D	E	е	F	н	Н1	р	Q	q	U ₁	U ₂	w ₁	w ₂	w ₃
mm	4.65 3.92	3.33 3.07	0.10 0.05	13.10 12.90	11.53 11.33	4.60	1.65 1.40	19.81 19.05	4.85 4.34	3.43 3.17	2.31 2.06	21.44	28.07 27.81	11.81 11.56	0.51	1.02	0.25
inches	0.183 0.154	0.131 0.121	0.004 0.002	0.516 0.508	0.454 0.446	0.181	0.065 0.055	0.780 0.750	0.191 0.171	0.135 0.125	0.091 0.081	0.844	1.105 1.095	0.465 0.455	0.02	0.04	0.01

OUTLINE		REFER	ENCES	 EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT289A					97-06-28

Chapter 2

Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet $(8.0 \times 8.0 \times 4.5 \text{ mm})$; 2 in-line leads

SOT312A



Note

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. included layerthickness of glue.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT312A	200				97-06-05

July 1997 2 - 96

Chapter 2

Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet ($5.5 \times 5.5 \times 4.0 \text{ mm}$); 2 in-line leads

SOT312B



2. included layerthickness of glue.

IEC

OUTLINE

VERSION

SOT312B

EIAJ

EUROPEAN

PROJECTION

 \bigcirc

ISSUE DATE

97-06-05


REFERENCES

JEDEC

Chapter 2

Rectangular single-ended surface-mount package; metal cap; flange mounted; 4 in-line leads


SOT321



Chapter 2

Rectangular single-ended surface-mount package; metal cap; flange mounted; 4 in-line leads

SOT321B



SOT321B

IEC

JEDEC


EIAJ

97-04-02

Chapter 2

Plastic surface mounted package; 3 leads

SOT323



OUTLINE	List Nach	REFER	RENCES	***	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT323			SC-70			97-02-28

0.15

0.13

0.10


1.8

1.15

Chapter 2

Flanged ceramic package; 2 mounting holes; 4 leads

SOT324B



DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	b	С	D	E	F	L	р	Q	q	s	U ₁	U ₂	w ₁	w ₂
mm	4.37 3.55	1.66 1.39	0.13 0.07	8.69 8.07	6.91 6.29	1.66 1.39	5.59 4.57	3.43 3.17	2.32 2.00	14.22	1.66 1.39	19.03 18.77	6.43 6.17	0.51	1.02

OUTLINE		REFER	ENCES	EUROPEAN	IOOUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT324B			1. X.		97-06-05

Chapter 2

Plastic surface mounted package; 4 leads

SOT343N




OUTLINE	L	HEFEH	IENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT343N					97-05-21

Chapter 2

Plastic surface mounted package; reverse pinning; 4 leads

SOT343R




OUTLINE	A CALL SHAFTS	REFER	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT343R				13.1		97-05-21

Chapter 2

Plastic surface mounted package; 3 leads

SOT346




OUTLINE		REFER	EUROPEAN	IOOUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT346		TO-236	SC-59			97-02-28	

Chapter 2

Ceramic single-ended flat package; heatsink mounted; 2 mounting holes; 12 in-line tin (Sn) plated leads

SOT347




SOT347

97-06-28

Chapter 2

Rectangular single-ended flat package; plastic cap; heatsink mounted; 1 mounting hole; 5 in-line gold-metallized leads


SOT348



Chapter 2

Plastic surface mounted package; 5 leads

SOT353




OUTLINE	ar duranta.	REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT353			SC-88A		97-02-28	

Chapter 2

Plastic surface mounted package; 6 leads

SOT363



OUTLINE	:	REFER	RENCES	 EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE			
SOT363			SC-88		97-02-28			

0.15

0.15


0.10

1.15

0.20

Chapter 2

Plastic rectangular single-ended flat package; flange mounted; 2 mounting holes; 4 in-line leads SOT365



Chapter 2


ISSUE DATE

97-04-18

PROJECTION

Rectangular single-ended surface-mount package; metal cap; 4 in-line leads

SOT388A



Ju	h٠	1	a	37
JU	ıv	- 1	.73	71

OUTLINE

VERSION

SOT388A

IEC


JEDEC


EIAJ


Chapter 2

Flanged ceramic package; 2 mounting holes; 2 leads

SOT390A







DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)


UNIT	A	b	С	D	E	F	L	р	Q	q	U ₁	U ₂	w ₁	w ₂
mm	4.37 3.55	5.72 5.46	0.16 0.10	8.69 8.07	6.91 6.29	1.66 1.39	6.10 5.33	3.43 3.17	2.32 2.00	14.22	19.03 18.77	6.43 6.17	0.51	1.02


OUTLINE		REFERE	NCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT390A					97-05-29


Chapter 2

Flanged ceramic package; 2 mounting holes; 2 leads

SOT391A







0 5 10 mm scale

DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNIT	A	b	С	D	E	F	L	р	Q	q	U ₁	U ₂	w ₁	w ₂
mm	5.36 4.29	5.85 5.58	0.16 0.10	11.54 10.51	10.93 9.90	1.66 1.39	2.79 2.29	3.43 3.17	2.29 2.03	16.51	22.99 22.73	9.91 9.65	0.51	1.02

OUTLINE	LINE REFERENCES					ICCUE DATE	
VERSION	IEC	JEDEC EIAJ			PROJECTION	ISSUE DATE	
SOT391A						97-05-29	
501391A						97-05	

SOT391B


Package outlines

Chapter 2

SOT391B Flangeless ceramic package; 2 leads 10 mm scale DIMENSIONS (millimetre dimensions are derived from the original inch dimensions) UNIT Е Q D 4.09 5.85 0.16 11.54 10.93 2.79 1.02 mm 2 10.51 9.90 2.29 0.76 5.58 0.10 EUROPEAN PROJECTION REFERENCES OUTLINE VERSION ISSUE DATE IEC **JEDEC** EIAJ 97-05-29

Chapter 2

Plastic single-ended through-hole package; mountable to heatsink; 1 mounting hole; 3 in-line leads SOT399





July 1997 2 - 114

Chapter 2

Plastic single-ended package (Philips version of D2-PAK); 2 leads

SOT404





0 2.5 5 mm

DIMENSIONS (mm are the original dimensions)


UNIT	A	A ₁	b	С	D	D ₁	E	е	Lp	Н _D	Q
mm	4.5 4.1	1.40 1.27	0.85 0.60	0.64 0.46	9.65 8.65	1.6 1.2	10.3 9.7	2.54	2.9 2.1	15.4 14.8	2.60 2.20

OUTLINE	A STEEL ST	REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT404					97-06-16	

Chapter 2

Ceramic surface mounted package; 8 leads

SOT409A




UNIT	A	b	С	D	D ₂	E	E ₂	е	н	Н1	L	Q ₁	w ₁	w ₂	α
mm	2.36 2.06	0.58 0.43	0.23 0.18	5.94 5.03	5.16 5.00	4.93 4.01	4.14 3.99	1.27	7.47 7.26	4.39 4.24	1.02 0.51	0.10 0.00	0.25	0.25	7° 0°
inches	0.093 0.081	0.023 0.017	0.009 0.007	0.234 0.198	0.203 0.197	0.194 0.158		0.050	0.294 0.286	0.173 0.167		0.004 0.000	0.010	0.010	7° 0°

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT409A						97-06-28

Chapter 2

Ceramic surface mounted package; 8 leads

SOT409B




UNIT	A	b	С	D	D ₂	E	E ₂	е	Н	Н1	L	Q ₁	w ₁	w ₂	α
mm	2.36 2.06	0.58 0.43	0.15 0.10	5.94 5.03	5.16 5.00	4.93 4.01	4.14 3.99	1.27	7.47 7.26	4.39 4.24	0.84 0.69	0.10 0.00	0.25	0.25	2° 0°
inches	0.093 0.081	0.023 0.017	0.006 0.004	0.234 0.198	0.203 0.197	0.194 0.158		0.050	0.294 0.286	0.173 0.167	0.033 0.027	0.004 0.000	0.010	0.010	2° 0°

OUTLINE		REFE	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE
SOT409B					97-06-28

Chapter 2

Plastic surface mounted package; 3 leads

SOT416




UNIT	A	A ₁ max	bp	С	D	E	е	e ₁	HE	Lp	Q	v	w
mm	0.95 0.60	0.1	0.30 0.15	0.25 0.10	1.8 1.4	0.9 0.7	1	0.5	1.75 1.45	0.45 0.15	0.23 0.13	0.2	0.2

OUTLINE		REFEI	RENCES	EUROPEAN	IOOUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT416			SC-75		97-02-28

Chapter 2

Ceramic single-ended flat package; 4 in-line leads


SOT421A



Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT422A




OUTLINE	1,24	REFERE	Jana San	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1990E DATE
SOT422A						97-04-01

Chapter 2

97-04-01

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT423A





SOT423A

Chapter 2

Plastic single-ended package (Philips version of D2-PAK); 4 leads

SOT426





0 2.5 5 mm scale

DIMENSIONS (mm are the original dimensions)


UNIT	A	A ₁	b	С	D max.	E	е	L ₁	HE
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	10.30 9.70	1.70	2.90 2.10	15.80 14.80


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE
SOT426						97-06-11

Chapter 2

Plastic single-ended package (Philips version of D2-PAK); 6 leads

SOT427





0 2.5 5 mm Liliani scale

DIMENSIONS (mm are the original dimensions)


UNIT	А	Α1	b	С	D max.	E	е	L ₁	HE
mm	4.50 4.10	1.40 1.27	0.7 0.4	0.64 0.46	11	10.30 9.70	1.27	2.90 2.10	15.80 14.80

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT427					97-06-11

Chapter 2

Plastic surface mounted package (Philips version of D-PAK); 2 leads

SOT428




SOT428

97-06-11

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead TO-247

SOT429



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁	b	b ₁	b ₂	С	D	E	е	L	L ₁	P	Q	q	R	S	w	Y	α	β
mm	5.3 4.7	1.9 1.7	1.2 0.9	2.2 1.8	3.2 2.8	0.9 0.6	21 20	16 15	5.45	16 15	4.0 3.6	3.7 3.3	2.6 2.4	5.3	3.5 3.3	7.5 7.1	0.4	15.7 15.3	6° 4°	17° 13°

Note


1. Terminals are uncontrolled within zone L_1 .

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT429		TO-247	:		97-06-11

Chapter 2

Plastic single-ended package; heatsink mounted; 1 mounting hole; 3-lead JUMBO TO-247

SOT430



1. Terminals are uncontrolled within zone L_1 .


OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT430					97-06-23

July 1997 2 - 126

Chapter 2

Flanged ceramic package; 2 mounting holes; 2 leads

SOT437A





DIMENSIONS (millimetre dimensions are derived from the original inch dimensions)

UNI	Γ Α	ь	С	D	E	F	н	р	Q	q	U ₁	U ₂	w ₁	w ₂
mm	5.03 4.31	1.66 1.39	0.13 0.07	6.99 6.22	6.99 6.22	1.66 1.39	17.02 16.00	3.43 3.17	2.29 2.03	14.22	19.03 18.77	6.48 6.22	0.51	1.02


→ b = W2 M C

OUTLINE	1 - 24.3	REFE	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT437A					97-05-23

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT439A




OUTLINE	43 5 4	REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT439A						97-05-23

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT440A





OUTLINE		REFERE	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT440A					97-05-23


Chapter 2

Studless ceramic package; 4 leads

SOT441A







DIMENSIONS (mm are the original dimensions)

UNIT	A max.	b	b ₁	С	D	D ₁	L min.	Q	α
mm	2.4	3.2	0.75	0.125	3.38 3.08	5.28 5.12	6	1.3 1.0	90°

Note


1. This device corporates naked beryllium oxide, the dust of witch is toxic.

OUTLINE	, , example	REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	2.1	PROJECTION	ISSUE DATE
SOT441A					$\bigoplus \bigoplus$	97-02-28

Chapter 2

Studded ceramic package; 4 leads

SOT442A



UNIT	A max.	b	b ₁	С	D	D ₁	D ₂	L min.	M	M ₁	N max.	N ₁ max.	N ₂	N ₃ min	Q	w	α
mm	4.0	3.2	0.75	0.125	3.38 3.08	5.25 5.10	5.28 5.12	6	3.27 3.01	1.6 1.4	12.5	1.6	8.5 7.5	2.9	2.80 2.50	8-32 UNC	90°

Note


1. This device corporates naked beryllium oxide, the dust of witch is toxic.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	ju¥e j∳k i	PROJECTION	ISSUE DATE
SOT442A						97-02-28

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT443A




OUTLINE		REFER	ENCES	Province in the second	EUROPEAN	IOOUE DATE
VERSION	IEC	JEDEC	EIAJ	1 44.5	PROJECTION	ISSUE DATE
SOT443A						97-05-23

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT445A




OUTLINE	1.500 0.40	REFER	ENCES	*	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT445A						97-05-26	

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT445B




UNIT	A	b	С	D	D ₁	D ₂	E	E ₁	E ₂	F	н	р	Q	q	U ₁	U ₂	w ₁	w ₂
mm	5.27 4.50	3.15 2.95	0.15 0.09	7.85 7.74	7.65 7.35	8.15 7.85	3.97 3.86	4.25 3.95	5.31 5.01	1.82 1.22	15.84 14.64	3.35 3.05	3.33 3.03	14.22	20.47 20.17	5.18 4.98	0.51	1.02

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT445B					97-05-27

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT445C




OUTLINE		REFEF	RENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	-	PROJECTION	ISSUE DATE
SOT445C						97-05-23

Chapter 2

Studless hermetic ceramic package; 2 leads

SOT446A




OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT446A					97-05-23

Chapter 2

Flangeless ceramic package; 2 leads

SOT447A



DIMENSIONS (mm are the original dimensions)


UNIT	A max.	A ₁ max.	b	С	D	E	E ₁	G max.	L min.	Q	w
mm	2.8	1.3	0.58	0.1	2.8	2.64 2.38	3.61 3.35	3.8	3.1	1.7	0.2

	OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
	VERSION	IEC	JEDEC	EIAJ	 PROJECTION	ISSUE DATE
	SOT447A					97-02-28
L						

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT448A




1	OUTLINE		neren	ENCES	EUROPEAN	IOOUE DATE
	VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
	SOT448A					97-05-29

Chapter 2

Ceramic single-ended flat package; heatsink mounted; 1 mounting hole; 11 in-line gold-metallized leads

SOT451A




SOT451A

97-06-26

Chapter 2

Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet (3.8 \times 2.0 \times 0.8 mm); 2 in-line leads

SOT453A



DIMENSIONS (mm are the original dimensions)

UNIT	A	bр	b _{p1}	С	D ⁽¹⁾	D ₁ ⁽¹⁾	E ⁽¹⁾	E ₁ ⁽¹⁾	е	HE	H _{E1}	K max.	L	L ₁	L ₂	М1	M ₂	M ₃	Q	v
mm	1.7 1.4	0.8 0.7	1.5 1.4	0.3 0.24	4.1 3.9	5.7 5.5	4.5 4.3	5.7 5.5	4.6 4.4	18.2 17.8	5.6 5.5	1.67	7.55 7.25	1.2 0.9	3.9 3.5	3.9 3.7	2.1 1.9	0.9 0.75	0.75 0.65	0.25

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE	*	REFER	ENCES	EUROPEAN	100115 0 4 75
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT453A					96-11-12 97-02-28

Chapter 2

Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet ($8.0 \times 8.0 \times 4.5$ mm); 2 in-line leads

SOT453B



DIMENSIONS (mm are the original dimensions)

UNIT	А	bр	b _{p1}	С	D ⁽¹⁾	D ₁ ⁽¹⁾	E ⁽¹⁾	E ₁ ⁽¹⁾	е	HE	H _{E1}	K max.	L	L ₁	L ₂	M ₁	M ₂	M ₃	ø	٧
mm	1.7	0.8 0.7	1.5 1.4	0.3 0.24	4.1 3.9	5.7 5.5	4.5 4.3	5.7 5.5	4.6 4.4	18.2 17.8	5.6 5.5	5.37	7.55 7.25	1.2 0.9	3.9 3.5	8.15 7.85	8.15 7.85	4.7 4.3	0.75 0.65	0.25

Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFERE	NCES	 EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT453B					96-11-12 97-02-28

Chapter 2

Plastic single-ended combined package; magnetoresistive sensor element; bipolar IC; magnetized ferrite magnet (5.5 x 5.5 x 3.0 mm); 2 in-line leads

SOT453C



DIMENSIONS (mm are the original dimensions)

UNIT	Α	bp	b _{p1}	С	(1)ם	D ₁ ⁽¹⁾	E ⁽¹⁾	E ₁ ⁽¹⁾	е	HE	H _{E1}	K max.	L	L ₁	L ₂	M ₁	M ₂	M ₃	Q	v
mm	1.7 1.4	0.8 0.7	1.5 1.4	0.3 0.24	4.1 3.9	5.7 5.5	4.5 4.3	5.7 5.5	4.6 4.4	18.2 17.8	5.6 5.5	3.87	7.55 7.25	1.2 0.9	3.9 3.5	5.65 5.35	5.65 5.35	3.15 2.85	0.75 0.65	0.25

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFERI	ENCES	EUF	ROPEAN	ICCUE DATE
VERSION	IEC	JEDEC	EIAJ	PRO	JECTION	ISSUE DATE
SOT453C				E	∃ 🗇	96-11-12 97-02-28

July 1997 2 - 142

Chapter 2

Ceramic single-ended flat package; heatsink mounted; 2 mounting holes; 14 in-line tin (Sn) plated leads


SOT454A



Chapter 2

Plastic surface mounted package; 6 leads

SOT457




OUTLINE	5 44 7	REFER	ENCES	44.4	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	200	PROJECTION	ISSUE DATE
SOT457			SC-74			97-02-28

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT460A



EIAJ

97-05-23

JEDEC


IEC

SOT460A

Chapter 2

Flanged hermetic ceramic package; 2 mounting holes; 2 leads

SOT469A



SOT469A

∄⊕

97-04-01

Handling precautions

Chapter 3

ELECTROSTATIC CHARGES

Electrostatic charges can be stored in many things; for example, man-made fibre clothing, moving machinery, objects with air blowing across them, plastic storage bins, sheets of paper stored in plastic envelopes, paper from electrostatic copying machines, and people (see Fig.1). The charges are caused by friction between two surfaces, at least one of which is non-conductive. The magnitude and polarity of the charges depend on the different affinities for electrons of the two materials rubbing together, the friction force and the humidity of surrounding air.

Electrostatic discharge (ESD) is the transfer of an electrostatic charge between bodies at different potentials and occurs with direct contact or when induced by an electrostatic field. All pins of Philips semiconductor devices are protected against electrostatic discharge. However we recommend that the following ESD precautions are complied with when handling such components.

WORKSTATION FOR HANDLING ELECTROSTATIC-SENSITIVE DEVICES

Figure 1 shows a working area suitable for safely handling electrostatic-sensitive devices. It has a workbench, the surface of which is conductive and anti-static. The floor should also be covered with anti-static material.

The following precautions should be observed:

- Persons at a workbench should be earthed via a wrist strap and a resistor.
- All mains-powered equipment should be connected to the mains via an earth-leakage switch.
- Equipment cases should be grounded.
- Relative humidity should be maintained between 40% and 50%.
- An ionizer should be used to neutralize objects with immobile static charges in case other solutions fail.
- Keep static materials, such as plastic envelopes and plastic trays etc., away from the workbench. If there are any such static materials on the workbench, remove them before handling the semiconductor devices.
- Refer to the current version of the handbook EN 100015 (CECC 00015) "Protection of Electrostatic Sensitive Devices", which explains in more detail how to arrange an ESD protective area for handling ESD sensitive devices.

RECEIPT AND STORAGE OF COMPONENTS

Electrostatic-sensitive devices are packed for despatch in anti-static/conductive containers, usually boxes, tubes or blister tape. Warning labels on both primary and secondary packing show that the contents are sensitive to electrostatic discharge.

Such devices should be kept in their original packing whilst in storage. If a bulk container is partially unpacked, the unpacking should be done at a protected workstation. Any components that are stored temporarily should be packed in conductive or anti-static packing or carriers.

PCB ASSEMBLY

Electrostatic-sensitive devices must be removed from their protective packing with grounded component-pincers or short-circuit clips. Short-circuit clips must remain in place during mounting, soldering and cleansing/drying processes. Don't remove more components from the storage packing than are needed at any one time. Production/assembly documents should state that the product contains electrostatic sensitive devices and that special precautions need to be taken. During assembly, ensure that the electrostatic-sensitive devices are the last of the components to be mounted and that this is done at a protected workstation.

All tools used during assembly, including soldering tools and solder baths, must be grounded. All hand-tools should be of conductive or anti-static material and, where possible, should not be insulated.


TESTING PCBs

Completed PCBs must be tested at a protected workstation. Place the soldered side of the circuit board on conductive or anti-static foam and remove the short-circuit clips. Remove the circuit board from the foam, holding the board only at the edges. Make sure the circuit board doesn't touch the conductive surface of the workbench. After testing, replace the PCB on the conductive foam to await packing.

Assembled circuit boards containing electrostaticsensitive devices should always be handled in the same way as unmounted components. They should also carry warning labels and be packed in conductive or anti-static packing.


Handling precautions

Chapter 3



Handling precautions

Chapter 3





Soldering guidelines and SMD footprint design

Chapter 4

INTRODUCTION

There are two basic forms of electronic component construction, those with leads for through-hole mounting and microminiature types for surface mounting. Through-hole mounting gives a very rugged construction and uses well established soldering methods. Surface mounting has the advantages of high packing density plus high-speed automated assembly.

AXIAL AND RADIAL LEADED DEVICES

The following general rules are for the safe handling and soldering of axial and radial leaded diodes. Special rules for particular types may apply and, for these, instructions are given in the individual data sheets. With all components, excessive forces or heat can cause serious damage and should always be avoided.

Handling

- · Avoid perpendicular forces on the body of the diode
- Avoid sudden forces on the leads or body. These forces are often much greater than allowed
- Avoid high acceleration as a result of any shock, e.g. dropping the device on a hard surface
- During bending, support the leads between body or stud and the bending point
- During the bending process, axial forces on the body must not exceed 20 N
- Bending the leads through 90° is allowed at any distance from the body when it is possible to support the leads during bending without contacting the body or weldings
- Bending close to the body or stud without supporting the leads is only allowed if the bend radius is greater than 0.5 mm
- Twisting the leads is allowed at any distance from the body or stud only if the lead is properly clamped between body or stud and the twisting point
- Without clamping, twisting the leads is allowed only at a distance of greater than 3 mm from the body; the torque angle must not exceed 30°
- Straightening bent leads is allowed only if the applied pulling force in the axial direction does not exceed 20 N and the total pull duration is not longer than 5 s.

Soldering

- Avoid any force on the body or leads during or immediately after soldering
- Do not correct the position of an already soldered device by pushing, pulling or twisting the body
- · Avoid fast cooling after soldering.

The maximum allowable soldering time is determined by:

- · Package type
- Mounting environment
- · Soldering method
- Soldering temperature
- Distance between the point of soldering and the seal of the component body.

The maximum permissible temperature of the solder is $260 \,^{\circ}$ C; this temperature must not be in contact with the joint for more than 5 s. The total contact time of successive solder waves must not exceed 5 s.

The component may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the PCB has been preheated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

Mounting

If the rules for handling and soldering are observed, the following mounting or process methods are allowed:

- Preheating of the printed-wiring board before soldering up to a maximum of 100 °C
- Flat mounting with the diode body in direct contact with the printed-wiring board with or without metal tracks on both sides and/or plated-through holes
- Flat mounting with the diode body in direct contact with hot spots or hot tracks during soldering
- Upright mounting with the diode body in direct contact with the printed-wiring board if the body is not in contact with metal tracks or plated-through holes.

Repairing soldered joints

Apply the soldering iron to the component pin(s) below the seating plane, or not more than 2 mm above it. If the temperature of the soldering iron bit is below 300 °C, it may remain in contact for up to 10 s. If it is over 300 °C but below 400 °C, it may only remain in contact for up to 5 s.

Soldering guidelines and SMD footprint design

Chapter 4

SURFACE-MOUNT DEVICES

Since the introduction of surface mount devices (SMDs), component design and manufacturing techniques have changed almost beyond recognition. Smaller pitch, minimum footprint area and reduced component volume all contribute to a more compact circuit assembly. As a consequence, when designing PCBs, the dimensions of the footprints are perhaps more crucial than ever before.

One of the first steps in this design process is to consider which soldering method, either wave or reflow, will be used during production. This determines not only the solder footprint dimensions, but also the minimum spacing between components, the available area underneath the component where tracks may be laid, and possibly the required component orientation during soldering.

Although reflow soldering is recommended for SMDs, many manufacturers use, and will continue to use for some time to come, a mixture of surface-mount and through-hole components on one substrate (a mixed print).

The mix of components affects the soldering methods that can be applied. A substrate having SMDs mounted on one or both sides but no through-hole components is likely to be suitable for reflow or wave soldering. A double sided mixed print that has through-hole components and some SMDs on one side and densely packed SMDs on the other normally undergoes a sequential combination of reflow and wave soldering. When the mixed print has only through-hole components on one side and all SMDs on the other, wave soldering is usually applied.

To help with your circuit board design, this guideline gives an overview of both reflow and wave soldering methods, and is followed by some useful hints on hand soldering for repair purposes, and the recommended footprints for our SMD discrete semiconductor packages.

Reflow soldering process

There are three basic process steps for single-sided PCB reflow soldering, these are:

- 1. Applying solder paste to the PCB
- Component placement
- 3. Reflow soldering.

APPLYING SOLDER PASTE TO THE PCB

Solder paste can be applied to the PCBs solder lands by one of either three methods: dispensing, screen or stencil printing.


Dispensing is flexible but is slow, and only suitable for pitches of 0.65 mm and above.

With screen printing, a fine-mesh screen is placed over the PCB and the solder paste is forced through the mesh onto the solder lands of the PCB. However, because of mesh aperture limitations (emulsion resolution), this method is only suitable for solder paste deposits of 300 μm and wider.

Stencil printing is similar to screen printing, except that a metal stencil is used instead of a fine-mesh screen. The stencil is usually made of stainless steel or bronze and should be 150 to 200 μm thick. A squeegee is passed across the stencil to force solder paste through the apertures in the stencil and onto the solder lands on the PCB (see Fig.1). It does not suffer from the same limitations as the other two printing methods and so is the preferred method currently available.

It is recommended that for solder paste printing, the equipment is located in a controlled environment maintained at a temperature of 23 ± 2 °C, and a relative humidity between 45% and 75%.

Chapter 4



Stencil printing

The printing process must be able to apply the solder paste deposits to the PCB:

- · In the correct amounts
- · At the correct position on the lands
- · With an acceptable height and shape.

The amount of solder paste used must be sufficient to give reliable soldered joints. This amount is controlled by the stencil thickness, aperture dimensions, process settings, and the volume of paste pressed through the apertures by the squeegee.

The downward force of the squeegee is counteracted by the hydrodynamic pressure of the paste, and so the machine should be set to ensure that the stencil is just 'cleaned' by the squeegee.

Suitable aperture dimensions depend on the stencil thickness. The solder paste deposits must have a flat part on the top (Fig.2, examples 4 and 5), which can be achieved by correct process settings. The footprints given in this book were designed for these correct deposit types. Stencil apertures that are too small result in irregular dots on the lands (Fig.2, examples 1 to 3). If the apertures are too large, solder paste can be scooped out, particularly if a rubber squeegee is used (Fig.2, example 6).



Fig.2 Shapes of solder deposits for increasing stencil apertures (left to right).

Ideally, the deposited solder paste should sit entirely on the solder land. The tolerated misplacement of solder paste with respect to the solder land is determined by the most critical component. The solder paste deposit must be deposited within 100 μ m with respect to the solder land.

Furthermore, the tackiness (tack strength) of the solder paste must be sufficient to hold surface-mount devices on the PCB during assembly and during transport to the reflow oven. Tack strength depends on factors such as paste composition, drying conditions, placement pressure, dwell time and contact area. As a general rule, component placement should be within four hours after the paste printing process.

Squeegee

The squeegee can be either metal or rubber. A metal squeegee gives better overall results and so is recommended, however with step stencils, a rubber squeegee has to be used. The footprints given in this chapter were designed for application by both types of squeegee.

Chapter 4


Stencil apertures

Stencil apertures can be made by either:

- Etching
- · Laser cutting
- · Electroforming.

Of the three methods, etching is less accurate as the deviation in aperture dimensions with respect to the target is relatively large (target is +50 μm at squeegee side and 0 μm at PCB side).

Laser-cut and electroformed stencils have smaller deviations in dimensions and are therefore more suitable for small and fine-pitch components (see Fig.3).



A useful method of controlling the stencil printing process during production is by monitoring the weight of solder paste on the board which may vary between 80% and 110% of the theoretical amount according to the target (designed) apertures. Smearing and clogging of a small aperture cannot be detected with this method.

Solder paste

Reflow soldering uses a paste consisting of small nodules of solder and a flux with binder, solvents and additives to control rheological properties. The flux in the solder paste can be rosin mildly activated or rosin activated.

The requirements of the solder paste are:

- · Good rolling behaviour
- · No slump during heat-up
- · Low viscosity during printing
- · High viscosity after printing
- · Sufficient tackiness to hold the components
- · Removal of oxides during reflow soldering.


Suitable solder paste types have the following compositions:

- Sn62Pb36Ag2
- Sn63Pb37
- Sn60Pb40.

COMPONENT PLACEMENT

The position of the component with respect to the solder lands is an important factor in the final result of the assembly process. A misaligned component can lead to unreliable joints, open circuits and/or bridges between leads.

The placement accuracy is defined as the maximum permissible deviation of the component outline or component leads, with respect to the actual position of the solder land pattern belonging to that component or component leads on the circuit board (see Fig.4).



A maximum placement deviation (P) of 0.25 mm is used in these guidelines, which relates to the accuracy of a low-end placement machine. A higher placement accuracy is required for components with a fine pitch. This is given in the footprint description for the components concerned.

Besides the position in x- and y-directions, the z-position with respect to the solder paste, which is determined by the placement force, is also important. If the placement force is too high, solder paste will be squeezed out and solder balls or bridges will be formed. If the force is too low, physical contact will be insufficient, leads will not be soldered properly and the component may shift.

Chapter 4

REFLOW SOLDERING


There are several methods available to provide the heat to reflow the solder paste, such as convection, hot belt, hot gas, vapour phase and resistance soldering. The preferred method is, however, convection reflow.

Convection reflow

With this method, the PCBs passes through an oven where it is preheated, reflow soldered and cooled (see Fig.5). If the heating rate of the board and components are similar, however, preheating is not necessary.

During the reflow soldering process, all parts of the board must be subjected to an accurate temperature/ time profile. Figure 5 shows a suitable profile framework for single-sided reflow soldering and the first side of double-sided print boards. It's important to note that this profile is for discrete semiconductor packages. The actual framework for the entire PCB could be smaller than the one shown, as other components on the board may have different process requirements.

Reflow soldering can be done in either air or a nitrogen atmosphere. If soldering in air, the temperature (T_p) must not exceed 240 °C on the first side of a double-sided print board with organic coated solder lands. This is because peak temperatures greater than 240 °C reduce the solderability of the lands on the second side to be soldered. This peak temperature can rise to 280 °C when soldering the second side with organic coated solder lands in air.



Chapter 4

If soldering in a nitrogen atmosphere, a peak temperature of 280 °C is allowed for double-sided print boards or single-sided reflow soldering. Soldering in a nitrogen atmosphere results in smoother joint meniscus, smaller contact angles, and better wetting of the copper solder lands.

The profile can be achieved by correct combinations of conveyor speed and heater temperature. To check whether the profile is within specification, the coldest and hottest spots on the board have to be located.

To do this, you should dispense solder paste deposits regularly over the surface of a test board and on the component leads. Set the oven to a moderate temperature with maximum conveyor velocity and pass the test board through. If too many solder paste dots melt, lower the oven's temperature. Continue passing test boards through the oven, while lowering the speed of the belt in small steps.

The deposit that melts first indicates the warmest location, the one that melts last indicates the coldest location. Paste dots not reflowed after two runs must be replaced by fresh dots. Thermocouples have to be mounted at the coldest and warmest location and temperature profiles measured.

Double-wave soldering process

There are four basic process steps for double-wave soldering, these are:

- Applying adhesive
- Component placement
- 3. Curing adhesive
- 4. Wave soldering process.

APPLYING ADHESIVE

To hold SMDs on the board during wave soldering, it is necessary to bond the component to the PCB with one or more adhesive dots. This is done either by dispensing, stencilling or pin transfer. Dispensing is currently the most popular technique. It is flexible and allows a controlled amount of adhesive to be applied at each position. Stencil printing and pin transfer are less flexible and are mainly used for mass production. The component-specific requirements for an adhesive dot are:

- · Shape (volume) of the adhesive dot
- · Number of dots per component
- · Position of the dots.

Volume of adhesive

There must be enough adhesive to keep components in their correct positions while being transported to the curing oven. This means that the deposited adhesive must be higher than the gap between the component and the board surface. Nevertheless, there should not be too much deposit as it may smear onto the solder lands, where it can affect their solderability. The gap between a component and printed board depends on the geometry of the board and component (see Fig.6).




Table 1 gives guidelines for volumes of adhesive dots per package. The spreading in volumes should be within $\pm 15\%$.

Table 1 Guidelines for volumes of adhesive dots


COMPONENT	NUMBER OF DOTS	VOLUME PER DOT (mm³)
SOD106(A)	1	0.65
SOD80(C), SOD87	1 2	0.5 0.08
SOD110, SOD323	2	0.065
SOT323 (SC70-3)	2	0.045
SOT23, SOT143, SOT 346 (SC59)	2	0.06
SOT89	2	0.3
SOT223	2	0.70

Chapter 4


Number, position and volume of dots per component

Figure 7 shows the recommended positions and numbers of adhesive dots for a variety of packages. SOD106(A), SOT89 and SOT223 packages require much larger


adhesive dots compared with those for other components. SOD80(C) and SOD87 packages can have one large adhesive dot (recommended) or two smaller adhesive dots.




a. SOD106(A).




c. SOD110.




e. SOD323.




g. SOT89 (P = 4.4 mm).




b. SOD80(C), SOD87.



d. SOD80(C), SOD87.



f. SOT23, SOT143, SOT323 (SC70-3) SOT346 (SC59).



h. SOT223 (P = 6.0 mm).

For optimum power dissipation, the SOT89 requires a good thermal contact (i.e. good solder joint) between the package and the solder land. During wave-soldering, however, flux may not always reach the total soldering area beneath the component body, which in turn can lead to an incomplete solder joint. If the SOT89 is double-wave soldered, therefore, power derating must be applied.

Fig.7 Position of adhesive dots. Pitch between two small dots is 1.0 mm.

Chapter 4

Nozzle outlet diameter

Depending on adhesive type and component size, the nozzle outlet diameter of the dispenser can vary between 0.6 and 0.7 mm for the larger dots, and between 0.3 and 0.5 mm for the smaller dots.

As the rheology of the adhesive is temperature dependent, the temperature in the nozzle must be carefully controlled before dispensing. The required temperature depends on the adhesive type, but is usually between 26 °C and 32 °C to maintain the adhesive's rheology within specification during dispensing. Thermally curing epoxy adhesives are normally used.

Adhesives

Beside the nozzle diameters, different adhesive types are also used for different component sizes.

Small components can be secured during assembly and wave soldering with a thin (low green strength) adhesive, which can be dispensed at high speeds. For larger components (such as QFP and SO packages), a higher green strength adhesive is required.

COMPONENT PLACEMENT

Positioning components on the PCB is similar in practice to that of reflow soldering.


To prevent component shift and smearing of the adhesive, board support is important while placing components. This is particularly important when placing the SOD106(A) package.

CURING THE ADHESIVE

To provide sufficient bonding strength between component and board, the adhesive must be properly cured. Figure 8 gives general process requirements for curing most thermosetting epoxy adhesives with latent hardeners. The temperature profile of all adhesive dots on the PCB must be within this framework. It's important to note that this profile is for discrete semiconductor packages. The actual framework for the entire PCB could be smaller than the one shown, as other components on the board may have different process requirements.

To check whether the profile is within specification, the temperature of coldest and hottest spots must be measured. The coldest spot is usually under the largest package: the hottest spot is usually under the smallest package.

The adhesive can be cured either by infrared or hot-air convection.



thermosetting adhesives.

Bonding strength

The bonding strength of glued components on the board can be checked by measuring the torque force. For small components the requirements are given in Table 2. No values are specified for larger packages.

Table 2 Bonding strength requirements

COMPONENT	MINIMUM BONDING STRENGTH (cNcm)	TARGET BONDING STRENGTH (cNcm)
SOD323, SOD110, SOT323 (SC70-3)	110	250
SOD80(C), SOD87	200	350
SOT23, SOT346 (SC59), SOT143	150	250


Chapter 4

WAVE SOLDERING PROCESS

After applying adhesive, placing the component on the PCB and curing, the PCB can be wave soldered. The wave soldering process is basically built up from three sub-processes. These are:

- Fluxing
- 2. Preheating
- 3. (Double) wave soldering.

Although listed here as sub-process they are in practice combined in one machine. All are served by one transport mechanism, which guides the PCBs at an incline through the soldering machine. It's important to note that the PCB must be loaded into the machine so that the SMDs on the board come into direct contact with the solder wave (see Fig.9).



In principle, two different systems of PCB transports are available for wave soldering:

Carrier transport

PCBs are mounted on a soldering carrier, which moves through the soldering machine, taking it from one sub-process to the next. The advantage of carrier mounting is that the board is fixed and warpage during soldering is reduced.

· Carrierless transport

PCBs are guided through the soldering machine by a chain with grips. This method is more convenient for mass production.

Fluxing

Fluxing is necessary to promote wetting both of the PCB and the mounted components. This ensures a good and even solder joint.

During the fluxing process, the solder side of the PCB (including the components) are covered with a thin layer of solder flux, which can be applied to the PCB either by spraying or as a foam. Although several types of solder flux are available for this purpose, they can be categorized into three main groups:

- Non-activated flux (e.g. rosin-based fluxes)
- Mildly activated flux (e.g. rosin-based or synthetic fluxes)
- Highly activated flux (e.g. water-soluble fluxes).

The choice for a particular flux type depends mainly on the products to be soldered.

Although there is always some flux residue left on the PCB after soldering, it's not always necessary to wash the boards to remove it. Whether to clean the board can depend on:

- The type of flux used (highly activated fluxes are corrosive and so should always be removed).
- The required appearance of the board after soldering.
- Customer requirements.

Preheating

After the flux is applied, the PCB needs to be preheated. This serves several purposes: it evaporates the flux solvents, it accelerates the activity of the flux and it heats the PCB and components to reduce thermal shock.

The required pre-heat temperature depends on the type of flux used. For example, the more common low-residue fluxes require a pre-heat temperature of 120 °C (measured on the wave solder side of the PCB).

(Double) wave soldering

The PCB first passes over a highly intensive (jet) solder wave with a carefully controlled constant height. This ensures good contact with the PCB, the edges of SMDs and the leads of components near to high non-wetted bodies. The greater the board's immersion depth into this first wave, the fewer joints will be missed.

If the PCB is carrier mounted, the first wave's height, and thus the board's immersion depth, can be greater. Carrierless soldering is more convenient for mass production, but the height of the wave must be lower to avoid solder overflowing to the top side of the board. The height of the jet wave is given in Table 3 along with an indication of soldering process window. This information is based on a 1.6 mm thick PCB.

Chapter 4

Table 3 Process ranges for carrierless and carrier double wave soldering

	CARRIERLESS	CARRIER	
Preheat temperature of board at wave solder side (°C)	120 ±10		
Heating rate preheating (°C/s)	ΔT/Δt ≤ 3		
First (jet) wave:			
wave height with respect to bottom side of board (mm)	1.6 +0.5/-0	3.0 +0.5/-0	
Second (laminar) wave (double sided overflow):			
height with respect to underside of the board (mm)	0.8 +0.5/-0		
relative stream velocity with respect to the board	0		
Solder temperature (°C)	250 ±3		
Contact times (s):			
first (jet) wave	0.5 +0.5/-0		
second (laminar) wave	2.0 ±0.2 (plain holes); 2.5 ±0.2 (plated holes)		
PCB transport angle (°)	7 ±0.5		
Solder alloys	Sn60Pb40; Sn60Pb38Bi2		

The second, smoother laminar solder wave completes formation of the solder fillet, giving an optimal soldered connection between component and PCB. It also reduces the possibility of solder bridging by taking up excessive solder.

To reduce lead/tin oxides and possibly other solder imperfection forming during soldering, the complete wave configuration can be encapsulated by an inert atmosphere such as nitrogen.

Hand soldering microminiature components

It is possible to solder microminiature components with a light-weight hand-held soldering iron, but this method has obvious drawbacks and should be restricted to laboratory use and/or incidental repairs on production circuits:

- Hand-soldering is time-consuming and therefore expensive
- The component cannot be positioned accurately and the connecting tags may come into contact with the substrate and damage it
- There is a risk of breaking the substrate and internal connections in the component could be damaged
- The component package could be damaged by the iron.

Assessment of soldered joint quality

The quality of a soldered joint is assessed by inspecting the shape and appearance of the joint. This inspection is normally done with either a low-powered magnifier or microscope, however where ultra-high reliability is required, video, X-ray or laser inspection equipment may be considered.

Both sides of the PCB should be carefully examined: there should be no misaligned, missing or damaged components, soldered joints should be clean and have a similar appearance, there should be no solder bridging or residue, and the PCB should be assessed for general cleanliness.

Unlike leaded component joints where the lead also provides added mechanical strength, the SMD relies on the quality of the soldering for both electrical and mechanical integrity. It is therefore necessary that the inspector is trained to make a visual assessment with regard to long-term reliability.

Criteria used to assess the quality of an SMD solder joint include:

- · Correct position of the component on the solder lands
- · Good wetting of the surfaces
- · Correct amount of solder
- · A sound, smooth joint surface.

Chapter 4

POSITIONING

If a lead projects over the solder land too far an unreliable joint is obtained. Figures 10 to 12 show the maximum shift allowed for various components. The dimensions of these solder lands guarantee that, in the statistically extreme situation, a reliable soldered joint can be made.

GOOD WETTING


This produces an even flow of solder over the surface land and component lead, and thinning towards the edges of the joint. The metallic interaction that takes place during soldering should give a smooth, unbroken, adherent layer of solder on the joint.


CORRECT AMOUNT OF SOLDER


A good soldered joint should have neither too much nor too little solder: there should be enough solder to ensure electrical and mechanical integrity, but not so much that it causes solder bridging.

SOUND, SMOOTH JOINT SURFACE

The surface of the solder should be smooth and continuous. Small irregularities on the solder surface are acceptable, but cracks are unacceptable.







Chapter 4

Footprint definitions


A typical SMD footprint, is composed of:

- · Solder lands (conductive pattern)
- Solder resist pattern
- · Occupied area of the component
- Solder paste pattern (for reflow soldering only)
- Area underneath the SMD available for tracks
- · Component orientation during wave soldering.

SOLDER LANDS (CONDUCTIVE PATTERN)

The dimensions of the solder lands given in these guidelines are the actual dimensions of the conductive pattern on the printed board (see Fig.13).

These dimensions are more crucial for fine-pitch components.



The solder land dimensions are designed to give optimum soldering results. They do not take into account the copper area for optimum power dissipation. If an extra area is required to improve power dissipation, it should be coated with solder resist. This is especially important for power packages such as SOD106(A), SOT89 and SOT223.

Fig.13 Requirements of solder land dimensions.


SOLDER RESIST PATTERN

The solder resist on the circuit board prevents short circuits during soldering, increases the insulation resistance between adjacent circuit details and stops solder flowing away from solder lands during reflow soldering.

In contrast to the tracks, which must be entirely covered, solder lands must be free of solder resist. Because of this, the cut-outs in the solder resist pattern should be at least 0.15 mm or 0.3 mm larger than the relevant solder lands (for a photo-defined and screen printed solder resist pattern respectively). The solder resist cut-outs given with the footprints in these guidelines are sketched and their dimensions can be calculated by using the above rule. Consult your printed board supplier for agreement with these solder resist cut-outs.

OCCUPIED AREA OF THE COMPONENT

A minimum spacing between components is necessary to avoid component placement problems, short circuits during wave or reflow soldering and dry solder joints during wave soldering caused by non-wettable component bodies. These problems can be avoided by placing the components so the occupied areas do not overlap (see Fig.14).



Chapter 4


SOLDER PASTE PATTERN

It is important to use a solder paste printer which is optical aligned with the PCBs copper pattern for the reflow footprints presented here. This is because, for these footprints, the solder paste deposit must be within a 0.1 mm tolerance with respect to the copper pattern.

To ensure the right amount of solder for each solder joint, the stencil apertures must be equal to the solder paste areas given by the footprints.

AREA AVAILABLE FOR TRACKS (CONDUCTIVE PATTERN)

Tracks underneath leadless SMDs must be covered with solder resist. However, as solder resist can sometimes be thin or have pin holes at the edges of tracks (especially when applied by screen printing), an additional clearance for tracks with respect to the actual metallization position of the mounted component should be taken into account (see Fig.15).



For components that need the additional clearance, the footprints on the following pages give the maximum space for tracks not connected to the solder lands (clearance \geq 0.1 mm), for low-voltage applications. The number of tracks in this space is determined by the specified line resolution of the printed board.

COMPONENT ORIENTATION DURING WAVE SOLDERING


Where applicable, footprints for wave soldering are given with the transport direction of the PCB. This is given as either a 'preferred transport direction during soldering' or 'transport direction during soldering'.


Components with small terminals and non-wettable bodies, have a smaller risk of dry joints, especially when using carrierless soldering as the components are placed according to the 'preferred orientation'.


Components have no orientation preference for reflow soldering.


RECOMMENDED FOOTPRINTS


The recommended footprints for our discrete semiconductor packages are given on the following pages. For their dimensional outline drawings, refer to Chapter 2: Package outlines.




































































































Chapter 5

INTRODUCTION

The perfect power switch is not yet available. All power semiconductors dissipate power internally both during the on-state and during the transition between the on and off states. The amount of power dissipated internally generally speaking increases in line with the power being switched by the semiconductor. The capability of a switch to operate in a particular circuit will therefore depend upon the amount of power dissipated internally and the rise in the operating temperature of the silicon junction that this power dissipation causes. It is therefore important that circuit designers are familiar with the thermal characteristics of power semiconductors and are able to calculate power dissipation limits and junction operating temperatures.

This chapter is divided into three parts. Part One describes the essential thermal properties of semiconductors and explains the concept of a limit, in terms of continuous mode and pulse mode operation. Part Two gives worked examples showing junction temperature calculations for a variety of applied power pulse waveforms. Part Three discusses component heat dissipation and heatsink design.

PART ONE: THERMAL PROPERTIES

The power dissipation limit

The maximum allowable power dissipation forms a limit to the safe operating area of power transistors. Power dissipation causes a rise in junction temperature which will, in turn, start chemical and metallurgical changes. The rate at which these changes proceed is exponentially related to temperature, and thus prolonged operation of a power transistor above its junction temperature rating is liable to result in reduced life. Operation of a device at, or below, its power dissipation rating (together with careful consideration of thermal resistances associated with the device) ensures that the junction temperature rating is not exceeded.

All power semiconductors have a power dissipation limitation. For rectifier products such as diodes, thyristors and triacs, the power dissipation rating can be easily translated in terms of current ratings; in the on-state the voltage drop is well defined. Transistors are, however, somewhat more complicated. A transistor, be it a power MOSFET or a bipolar, can operate in its on-state at any voltage up to its maximum rating depending on the circuit conditions. It is therefore necessary to specify a Safe Operating Area (SOA) for transistors which specifies the power dissipation limit in terms of a series of boundaries in

the current and voltage plane. These operating areas are usually presented for mounting base temperatures of 25 °C. At higher temperatures, operating conditions must be checked to ensure that junction temperatures are not exceeding the desired operating level.

Continuous power dissipation

The total power dissipation in a semiconductor may be calculated from the product of the on-state voltage and the forward conduction current. The heat dissipated in the junction of the device flows through the thermal resistance between the junction and the mounting base, $R_{thj\text{-}mb}.$ The thermal equivalent circuit of Fig.1 illustrates this heat flow; P_{tot} can be regarded as a thermal current, and the temperature difference between the junction and mounting base $\Delta T_{j\text{-}mb}$ as a thermal voltage. By analogy with Ohm's law, it follows that:

$$P_{tot} = \frac{T_j - T_{mb}}{R_{thi-mb}} \tag{1}$$




Fig.1 Heat transport in a transistor with power dissipation constant with respect to time.

Figure 2 shows the dependence of the maximum power dissipation on the temperature of the mounting base. P_{totmax} is limited either by a maximum temperature difference:

$$\Delta T_{i-mbmax} = T_{imax} - T_{mbK}$$
 (2)

or by the maximum junction temperature T_{jmax} ($T_{mb\ K}$ is usually 25 °C and is the value of T_{mb} above which the maximum power dissipation must be reduced to maintain the operating point within the safe operating area).

In the first case, $T_{mb} \leq T_{mb \ K}$:

$$P_{\text{totmaxK}} = \frac{\Delta T_{j-\text{mbmax}}}{R_{\text{th}j-\text{mb}}}$$
 (3)

Chapter 5

that is, the power dissipation has a fixed limit value ($P_{tot \ max \ K}$ is the maximum DC power dissipation below $T_{mb\ K}$). If the transistor is subjected to a mounting-base temperature $T_{mb\ 1}$, its junction temperature will be less than T_{jmax} by an amount ($T_{mb\ K}-T_{mb\ 1}$), as shown by the broken line in Fig.2.




Fig.2 Maximum DC power dissipation in a transistor as a function of the mounting-base temperature.

In the second case, $T_{mb} > T_{mb K}$:

$$P_{totmax} = \frac{T_{jmax} - T_{mb}}{R_{thi-mb}}$$
 (4)

that is, the power dissipation must be reduced as the mounting base temperature increases along the sloping straight line in Fig.2. Equation (4) shows that the lower the thermal resistance R_{thj-mb} , the steeper is the slope of the line. In this case, T_{mb} is the maximum mounting-base temperature that can occur in operation.

Example

The following data is provided for a particular transistor.

$$P_{\text{tot max K}} = 75 \text{ W}$$

$$R_{thi-mb} \le 2 \text{ K/W}$$

The maximum permissible power dissipation for continuous operation at a maximum mounting-base temperature of $T_{mb} = 80$ °C is required.

Note that the maximum value of T_{mb} is chosen to be significantly higher than the maximum ambient temperature to prevent an excessively large heatsink being required.

From Equation (4) we obtain:

$$P_{totmax} = \frac{175 - 80}{2} W = 47.5 W$$

Provided that the transistor is operated within SOA limits, this value is permissible since it is below $P_{tot max \ K}$. The same result can be obtained graphically from the $P_{tot max}$ diagram (Fig.3) for the relevant transistor.





Fig.3 Example of the determination of maximum power dissipation.


Pulse power operation

When a power transistor is subjected to a pulsed load, higher peak power dissipation is permitted. The materials in a power transistor have a definite thermal capacity, and thus the critical junction temperature will not be reached instantaneously, even when excessive power is being dissipated in the device. The power dissipation limit may be extended for intermittent operation. The size of the extension will depend on the duration of the operation period (that is, pulse duration) and the frequency with which operation occurs (that is, duty factor).

Chapter 5



If power is applied to a transistor, the device will immediately start to warm up (see Fig.4). If the power dissipation continues, a balance will be struck between heat generation and removal resulting in the stabilization of T_i and ΔT_{i-mb} . Some heat energy will be stored by the thermal capacity of the device, and the stable conditions will be determined by the thermal resistances associated with the transistor and its thermal environment. When the power dissipation ceases, the device will cool (the heating and cooling laws will be identical, see Fig.5). However, if the power dissipation ceases before the temperature of the transistor stabilizes, the peak values of T_i and ΔT_{i-mb} will be less than the values reached for the same level of continuous power dissipation (see Fig.6). If the second pulse is identical to the first, the peak temperature attained by the device at the end of the second pulse will be greater than that at the end of the first pulse. Further pulses will build up the temperature until some new stable situation is attained (see Fig.7). The temperature of the device in this stable condition will fluctuate above and below the mean. If the upward excursions extend into the region of excessive T_i then the life expectancy of the device may be reduced. This can happen with high-power low-duty-factor pulses, even though the average power is below the DC rating of the device.







Figure 8 shows a typical safe operating area for DC operation of a power MOSFET. The corresponding rectangular- pulse operating areas with a fixed duty factor, $\delta=0,$ and the pulse time t_p as a parameter, are also shown. These boundaries represent the largest possible extension of the operating area for particular pulse times. When the pulse time becomes very short, the power dissipation does not have a limiting action and the pulse current and maximum voltage form the only limits. This rectangle represents the largest possible pulse operating area.


Chapter 5



MGK037 10² lD (A) 10 100 ms 10⁻¹ V_{DS} (V) DC and rectangular pulse operating areas with fixed parameters $\delta = 0$, t_p and

 $T_{mb} = 25 \, ^{\circ}C.$

average temperature if the device does not have time to cool between pulses.



July 1997 5 - 4

Chapter 5

In general, the shorter the pulse and the lower the frequency, the lower the temperature that the junction reaches. By analogy with Equation (3), it follows that:

$$P_{\text{tot M}} = \frac{T_j - T_{\text{mb}}}{Z_{\text{thi}} - \text{mb}} \tag{5}$$

where $Z_{thj\text{-mb}}$ is the transient thermal impedance between the junction and mounting base of the device. It depends on the pulse duration t_{D} , and the duty factor δ , where:

$$\delta = \frac{t_p}{T} \tag{6}$$

and T is the pulse period. Figure 9 shows a typical family of curves for thermal impedance against pulse duration, with duty factor as a parameter.

Again, the maximum pulse power dissipation is limited either by the maximum temperature difference $\Delta T_{j\text{-mb max}}$ (Equation (2)), or by the maximum junction temperature T_{imax} , and so by analogy with Equations (3)and (4):

$$P_{\text{tot max K}} = \frac{\Delta T_{j-\text{mbmax}}}{Z_{\text{thi-mb}}}$$
 (7)

when $T_{mb} \leq T_{mb K}$, and:

$$P_{\text{tot M max}} = \frac{T_{jmax} - T_{mb}}{Z_{thj-mb}}$$
 (8)

when $T_{mb} > T_{mb \ K}$. That is, below a mounting-base temperature of $T_{mb \ K}$, the maximum power dissipation has a fixed limit value; and above $T_{mb \ K}$, the power dissipation must be reduced linearly with increasing mounting-base temperature.

Short pulse duration (Fig.10a)


As the pulse duration becomes very short, the fluctuations of junction temperature become negligible, owing to the internal thermal capacity of the transistor. Consequently, the only factor to be considered is the heating of the junction by the average power dissipation; that is:

$$P_{tot(av)} = \delta P_{totM}$$
 (9)

The transient thermal impedance becomes:

$$\lim_{t_n \to 0} Z_{thj-mb} = \delta R_{thj-mb}$$
 (10)

The Z_{thj-mb} curves approach this value asymptotically as t_p decreases. Figure 9 shows that, for duty factors in the range 0.1 to 0.5, the limit values given by Equation (10) have virtually been reached at $t_p = 10^{-6} \, \text{s}$.



loads: (a) short pulse duration, (b) long pulse duration, (c) single-shot pulse.

Long pulse duration (Fig. 10b)

As the pulse duration increases, the junction temperature approaches a stationary value towards the end of a pulse. The transient thermal impedance tends to the thermal resistance for continuous power dissipation; that is:

$$\lim_{t_{n}\to\infty} Z_{thj-mb} = R_{thj-mb}$$
 (11)

Figure 9 shows that Z_{thj-mb} approaches this value as t_p becomes large. In general, transient thermal effects die out in most power transistors within 0.1 to 1.0 seconds. This time depends on the material and construction of the case, the size of the chip, the way it is mounted, and other factors. Power pulses with a duration in excess of this time have approximately the same effect as a continuous load.

Chapter 5

Single-short pulse (Fig.10c)

As the duty factor becomes very small, the junction tends to cool down completely between pulses so that each pulse can be treated individually. When considering single pulses, the $Z_{thj\text{-mb}}$ values for $\delta=0$ (Fig.9) give sufficiently accurate results.

PART TWO: WORKED EXAMPLES

Calculating junction temperatures

Most applications which include power semiconductors usually involve some form of pulse mode operation. This section gives several worked examples showing how junction temperatures can be simply calculated. Examples are given for a variety of waveforms:

- 1. periodic waveforms
- 2. single-shot waveforms
- 3. composite waveforms
- 4. a pulse burst
- 5. non-rectangular pluses.

From the point of view of reliability, it is most important to know what the peak junction temperature will be when the power waveform is applied and also what the average junction temperature is going to be.

Peak junction temperature will usually occur at the end of an applied pulse and its calculation will involve transient thermal impedance. The average junction temperature (where applicable) is calculated by working out the average power dissipation using the DC thermal resistance.


When considering the junction temperature in a device, the following formula is used:

$$T_{i} = T_{mb} + \Delta T_{i-mb} \tag{12}$$

where $\Delta T_{j\text{-mb}}$ is found from a rearrangement of Equation (7). In all the following examples the mounting base temperature (T_{mb}) is assumed to be 75 °C.

Periodic rectangular pulse

Figure 11 shows an example of a periodic rectangular pulse. This type of pulse is commonly found in switching applications. 100 W is dissipated every 400 μ s for a period of 20 μ s, representing a duty cycle (δ) of 0.05.



Chapter 5

The peak junction temperature is calculated as follows:

Peak T i:

$$t = 2 \times 10^{-5} s$$

$$P = 100 W$$

$$\delta = \frac{20}{100} = 0.05$$

$$Z_{\text{thi-mb}} = 0.12 \text{ K/W}$$

$$\Delta T_{i-mb} = P \times Z_{thi-mb} = 100 \times 0.12 = 12 \, {}^{\circ}C$$

$$T_i = T_{mh} + \Delta T_{i-mh} = 75 + 12 = 87$$
 °C

Average T_i:

$$P_{av} = P \times \delta = 100 \times 0.05 = 5 \text{ W}$$

$$\Delta T_{j-mb(av)} = P_{av} \times Z_{thj-mb(\delta=1)} = 5 \times 2 = 10$$
 °C

$$T_{i(av)} = T_{mb} + \Delta T_{i-mb(av)} = 75 + 10 = 85$$
 °C

The value for $Z_{th\ j\text{-}mb}$ is taken from the $\delta=0.05$ curve shown in Fig.12 (This diagram repeats Fig.9 but has been simplified for clarity). The above calculation shows that the peak junction temperature will be 85 °C.

Single shot rectangular pulse

Figure 13 shows an example of a single shot rectangular pulse. The pulse used is the same as in the previous example, which should highlight the differences between periodic and single shot thermal calculations. For a single shot pulse, the time period between pulses is infinity, i.e. the duty cycle $\delta=0$. In this example 100 W is dissipated for a period of 20 μs . To work out the peak junction temperature the following steps are used:


$$t = 2 \times 10^{-5} \text{ s}$$

$$P = 100 W$$

$$\delta = 0$$

$$Z_{thi-mb} = 0.04 \text{ K/W}$$


$$\Delta T_{i-mb} = P \times Z_{thi-mb} = 100 \times 0.04 = 4 \, ^{\circ}C$$



Chapter 5

The value for $Z_{th\ j\text{-mb}}$ is taken from the δ = 0 curve shown in Fig.12. The above calculation shows that the peak junction temperature will be 4 °C above the mounting base temperature.

For a single shot pulse, the average power dissipated and average junction temperature are not relevant.



Composite rectangular pulse

In practice, a power device frequently has to handle composite waveforms, rather than the simple rectangular pulses shown so far. This type of signal can be simulated by superimposing several rectangular pulses which have a common period, but both positive and negative amplitudes, in addition to suitable values of t_{p} and $\delta.$

By way of an example, consider the composite waveform shown in Fig.14. To show the way in which the method used for periodic rectangular pulses is extended to cover composite waveforms, the waveform shown has been chosen to be an extension of the periodic rectangular pulse example. The period is 400 μs , and the waveform consists of three rectangular pulses, namely 40 W for 10 μs , 20 W for 150 μs and 100 W for 20 μs . The peak junction temperature may be calculated at any point in the cycle. To be able to add the various effects of the pulses at this time, all the pulses, both positive and negative, must end at time t_x in the first calculation and t_y in the second calculation. Positive pulses increase the junction temperature, while negative pulses decrease it.

Calculation for time tx

$$\Delta T_{j+mb@x} = P_1 \times Z_{thj-mb(t1)} + P_2 \times Z_{thj-mb(t3)}$$

$$+ P_3 \times Z_{thj-mb(t4)} - P_1 \times Z_{thj-mb(t2)}$$

$$- P_2 \times Z_{thi-mb(t4)}$$
(13)

In Equation (15), the values for P_1 , P_2 and P_3 are known: $P_1=40$ W, $P_2=20$ W and $P_3=100$ W. The Z_{th} values are taken from Fig.9. For each term in the equation, the equivalent duty cycle must be worked out. For instance the first superimposed pulse in Fig.14 lasts for a time $t_1=180~\mu s$, representing a duty cycle of $180/400=0.45=\delta$. These values can then be used in conjunction with Fig.9 to find a value for Z_{th} , which in this case is 0.9 K/W. Table 1 gives the values calculated for this example.

Table 1 Composite pulse parameters for time t_x

		t1	t2	t3	t4
		180 μs	170 μs	150 μs	20 μs
Repetitive	δ	0.450	0.425	0.375	0.050
T = 400 μs	Z _{th}	0.900	0.850	0.800	0.130
Single shot	δ	0.000	0.000	0.000	0.000
T = ∞	Z _{th}	0.130	0.125	0.120	0.040

Substituting these values into Equation (15) for $T_{j\text{-mb@x}}$ gives:

Repetitive:


$$T_i = T_{mb} + \Delta T_{i-mb} = 75 + 29.4 = 104.4 \, ^{\circ}C$$

Single shot:

$$\begin{array}{l} \Delta T_{j-mb@x} \\ = 40 \times 0.13 + 20 \times 0.125 \\ + 100 \times 0.04 - 40 \times 0.125 - 20 \times 0.04 \\ = 5.9 \ ^{\circ}C \end{array}$$

$$T_i = T_{mb} + \Delta T_{i-mb} = 75 + 5.9 = 80.9 \, ^{\circ}C$$

Hence the peak values of T_j are 104.4 °C for the repetitive case, and 80.9 °C for the single shot case.



Chapter 5

Calculation for time t_v

$$\Delta T_{j+mb@y} = P_2 \times Z_{thj-mb(t5)} + P_3 \times Z_{thj-mb(t6)}$$

$$+ P_1 \times Z_{thj-mb(t8)} - P_2 \times Z_{thj-mb(t6)}$$

$$- P_3 \times Z_{thj-mb(t7)}$$
(14)

Where $Z_{\text{th-mb(t)}}$ is the transient thermal impedance for a pulse time t.

Table 2 Composite pulse parameters for time t_v

		t5	t6	t7	t8
		380 μs	250 μs	230 μs	10 μs
Repetitive	δ	0.950	0.625	0.575	0.025
T = 400 μs	Z _{th}	1.950	1.300	1.250	0.080
Single shot	δ	0.000	0.000	0.000	0.000
T = ∞	Z _{th}	0.200	0.160	0.150	0.030

Substituting these values into Equation (15) for $T_{j\text{-mb}(y)}$ gives:

Repetitive:

$$\Delta T_{j-mb(y)}$$

= 20 × 1.95 + 100 × 1.3
+ 40 × 0.08 - 20 × 1.3 - 100 × 1.25
= 21.2 °C

$$T_i = T_{mb} + \Delta T_{i-mb} = 75 + 21.2 = 96.2$$
 °C

Single shot:

$$\Delta T_{j-mb@y}$$

= 20 × 0.2 + 100 × 0.16
+ 40 × 0.03 - 20 × 0.16 - 100 × 0.15
= 3 °C

$$T_i = T_{mb} + \Delta T_{i-mb} = 75 + 3 = 78$$
 °C

Hence the peak values of T_j are 96.2 °C for the repetitive case, and 78 °C for the single shot case.

The average power dissipation and the average junction temperature can be calculated as follows:

$$P_{av} = \frac{25 \times 10 + 5 \times 130 + 20 \times 100}{400}$$
$$= 7.25 \text{ W}$$

$$\Delta T_{j-mb (av)} = P_{av} \times Z_{th-mb (\delta = 1)}$$

= 7.25 \times 2 = 14.5 °C

$$\Delta T_{j(av)} = T_{mb} + \Delta T_{j-mb(av)}$$

= 75 + 14.5 = 89.5 °C

Clearly, the junction temperature at time t_{χ} should be higher than that at time t_{y} , and this is proven in the above calculations.

Chapter 5

Burst pulses

Power devices are frequently subjected to a burst of pulses. This type of signal can be treated as a composite waveform and as in the previous example simulated by superimposing several rectangular pulses which have a common period, but both positive and negative amplitudes, in addition to suitable values of t_p and δ .

Consider the waveform shown in Fig.15. The period is 240 μ s, and the burst consists of three rectangular pulses of 100 W power and 20 ms duration, separated by 30 ms. The peak junction temperature will occur at the end of each burst at time $t=t_x=140~\mu$ s. To be able to add the various effects of the pulses at this time, all the pulses, both positive and negative, must end at time t_x . Positive pulses increase the junction temperature, while negative pulses decrease it.

$$\Delta T_{j+mb@x} = P \times Z_{thj-mb(t1)} + P \times Z_{thj-mb(t3)}$$

$$+ P \times Z_{thj-mb(t5)} - P \times Z_{thj-mb(t2)}$$

$$- P \times Z_{thj-mb(t4)}$$
(15)

where $Z_{\text{thj-mb(t)}}$ is the transient thermal impedance for a pulse time t.

The Z_{th} values are taken from Fig.9. For each term in the equation, the equivalent duty cycle must be worked out. These values can then be used in conjunction with Fig.9 to find a value for Z_{th} . Table 3 gives the values calculated for this example.

Table 3 Burst Mode pulse parameters


1.		t1	t2	t3	t4	t5
		120 μs	100 μs	70 μs	50 μs	20 μs
Repetitive	δ	0.500	0.420	0.290	0.210	0.083
T = 240 μs	Z _{th}	1.100	0.800	0.600	0.430	0.210
Single shot	δ	0.000	0.000	0.000	0.000	0.000
T = ∞	Z _{th}	0.100	0.090	0.075	0.060	0.040

Substituting these values into Equation (17) gives:

Repetitive:

$$\Delta T_{j-mb@x} = 100 \times 1.10 + 100 \times 0.60 + 100 \times 0.21 - 100 \times 0.80 - 100 \times 0.43 = 68 \, ^{\circ}C$$

$$T_i = 75 + 68 = 143 \, ^{\circ}C$$



Chapter 5

Single Shot:

$$\Delta T_{j-mb@x} = 100 \times 0.10 + 100 \times 0.075 + 100 \times 0.04 - 100 \times 0.09 - 100 \times 0.06 = 6.5 \,^{\circ}\text{C}$$

$$T_i = 75 + 6.5 = 81.5 \, ^{\circ}C$$

Hence the peak value of T_j is 143 °C for the repetitive case and 81.5 °C for the single shot case. To calculate the average junction temperature $T_{i(av)}$:

$$P_{av} = \frac{3 \times 100 \times 20}{240}$$
$$= 25 \text{ W}$$


$$\Delta T_{j-mb(av)} = P_{av} \times Z_{th-mb(\delta=1)}$$
$$= 25 \times 2 = 50 \text{ °C}$$

$$\Delta T_{i(av)} = 75 + 50 = 125 \, ^{\circ}C$$

The above example for the repetitive waveform highlights a case where the average junction temperature (125 $^{\circ}$ C) is well within limits but the composite pulse calculation shows the peak junction temperature to be significantly higher. For reasons of improved long term reliability it is usual to operate devices with a peak junction temperature below 125 $^{\circ}$ C.

Non-rectangular pulses

So far, the worked examples have only covered rectangular waveforms. However, triangular, trapezoidal and sinusoidal waveforms are also common. In order to apply the above thermal calculations to non rectangular waveforms, the waveform is approximated by a series of rectangles. Each rectangle represents part of the waveform. The equivalent rectangle must be equal in area to the section of the waveform it represents (i.e. the same energy) and also be of the same peak power. With reference to Fig.16, a triangular waveform has been approximated to one rectangle in the first example, and two rectangles in the second. Obviously, increasing the number of sections the waveform is split into will improve the accuracy of the thermal calculations.



Chapter 5

In the first example, there is only one rectangular pulse, of duration $50 \mu s$, dissipating 50 W. So again using Equation (14) and a rearrangement of Equation (7):

$$\Delta T_{i-mb} = P_{tot M} \times Z_{thi-mb}$$

Single shot:

$$\Delta T_{i-mb} = 50 \times 0.065 = 3.25 \, ^{\circ}C$$

$$\Delta T_{ineak} = 75 + 3.25 = 78.5 \, ^{\circ}C$$

10% duty cycle:

$$\Delta T_{i-mb} = 50 \times 0.230 = 11.5 \, ^{\circ}C$$

$$\Delta T_{ineak} = 75 + 11.5 = 86.5 \, ^{\circ}C$$

50% duty cycle:

$$\Delta T_{i-mh} = 50 \times 1.000 = 50 \, ^{\circ}C$$

$$\Delta T_{ineak} = 75 + 50 = 125 \, ^{\circ}C$$

When the waveform is split into two rectangular pulses:

$$\Delta T_{j-mb} = P_3 \times Z_{thj-mb(t3)} + P_1 \times Z_{thj-mb(t2)}$$

$$- P_2 \times Z_{thj-mb(t2)}$$
(16)

For this example $P_1 = 25$ W, $P_2 = 25$ W, $P_3 = 50$ W. Table 4 shows the rest of the parameters.

Table 4 Non-rectangular pulse calculations

		t1	t2	t3
		75 μs	50 μs	37.5 μs
Single shot	δ	0.000	0.000	0.000
T = ∞	Z_{th}	0.085	0.065	0.055
10% duty cycle	δ	0.075	0.050	0.037
T = 1000 μs	Z _{th}	0.210	0.140	0.120
50% duty cycle	δ	0.375	0.250	0.188
T = 200 μs	Z _{th}	0.700	0.500	0.420

Substituting these values into Equation (18) gives:

Single shot:

$$\Delta T_{j-mb} = 50 \times 0.055 + 25 \times 0.85 - 25 \times 0.65$$

= 3.25 °C

$$\Delta T_{ipeak} = 75 + 3.25 = 78.5 \, ^{\circ}C$$

10% Duty cycle

$$\Delta T_{j-mb} = 50 \times 0.12 + 25 \times 0.21 - 25 \times 0.14$$

= 7.75 °C

$$\Delta T_{ineak} = 75 + 7.75 = 82.5 \, ^{\circ}C$$

50% Duty cycle

$$\Delta T_{j-mb} = 50 \times 0.42 + 25 \times 0.7 - 25 \times 0.5$$

= 26 °C

$$\Delta T_{ineak} = 75 + 26 = 101 \, ^{\circ}C$$

To calculate the average junction temperature:

$$P_{av} = \frac{50 \times 50}{1000}$$

= 2.5 W

$$\Delta T_{j-mb(av)} = P_{av} \times Z_{th-mb(\delta=1)}$$
$$= 2.5 \times 2 = 5 \, {}^{\circ}C$$

$$\Delta T_{i(av)} = 75 + 5 = 80 \, ^{\circ}C$$

Conclusion to part two

A method has been presented to allow the calculation of average and peak junction temperatures for a variety of pulse types. Several worked examples have shown calculations for various common waveforms. The method for non-rectangular pulses can be applied to any wave shape, allowing temperature calculations for waveforms such as exponential and sinusoidal power pulses. For pulses such as these, care must be taken to ensure that the calculation gives the peak junction temperature, as it may not occur at the end of the pulse. In this instance several calculations must be performed with different endpoints to find the maximum junction temperature.

Chapter 5


PART 3: HEAT DISSIPATION

All semiconductor failure mechanisms are temperature dependent and so the lower the junction temperature, the higher the reliability of the circuit. Thus our data specifies a maximum junction temperature which should not be exceeded under the worst probable conditions. However, derating the operating temperature from T_{jmax} is always desirable to improve the reliability still further. The junction temperature depends on both the power dissipated in the device and the thermal resistances (or impedances) associated with the device. Thus careful consideration of these thermal resistances (or impedances) allows the user to calculate the maximum power dissipation that will keep the junction temperature below a chosen value.

The formulae and diagrams given in this part can only be considered as a guide for determining the nature of a heatsink. This is because the thermal resistance of a heatsink depends on numerous parameters which cannot be predetermined. They include the position of the transistor on the heatsink, the extent to which air can flow unhindered, the ratio of the lengths of the sides of the heatsink, the screening effect of nearby components, and heating from these components. It is always advisable to check important temperatures in the finished equipment under the worst probable operating conditions. The more complex the heat dissipation conditions, the more important it becomes to carry out such checks.

Heat flow path

The heat generated in a semiconductor chip flows by various paths to the surroundings. Small signal devices do not usually require heatsinking; the heat flows from the junction to the mounting base which is in close contact with the case. Heat is then lost by the case to the surroundings by convection and radiation (Fig.17a). Power transistors, however, are usually mounted on heatsinks because of the higher power dissipation they experience. Heat flows from the transistor case to the heatsink by way of contact pressure, and the heatsink loses heat to the surroundings by convection and radiation, or by conduction to cooling water (Fig. 17b). Generally air cooling is used so that the ambient referred to in Fig.17 is usually the surrounding air. Note that if this is the air inside an equipment case, the additional thermal resistance between the inside and outside of the equipment case should be taken into account.



Contact thermal resistance Rth mb-h

The thermal resistance between the transistor mounting base and the heatsink depends on the quality and size of the contact areas, the type of any intermediate plates used, and the contact pressure. Care should be taken when drilling holes in heatsinks to avoid burring and distorting the metal, and both mating surfaces should be clean. Paint finishes of normal thickness, up to 50 µm (as a protection against electrolytic voltage corrosion), barely affect the thermal resistance. Transistor case and heatsink surfaces can never be perfectly flat, and so contact will take place on several points only, with a small air-gap over the rest of the area. The use of a soft substance to fill this gap lowers the contact thermal resistance. Normally, the gap is filled with a heatsinking compound which remains fairly viscous at normal transistor operating temperatures and has a high thermal conductivity. The use of such a compound also prevents moisture from penetrating between the contact surfaces. Proprietary heatsinking compounds are available which consist of a silicone grease loaded with some electrically insulating good thermally conducting powder such as alumina. The contact thermal resistance R_{th mb-h} is usually small with respect to (R_{th i-mb} +R_{th h-amb}) when cooling is by natural convection. However, the heatsink thermal resistance Rth h-amb can be very small when either forced ventilation or water cooling are used, and thus a close thermal contact between the transistor case and heatsink becomes particularly important.

Chapter 5

Thermal resistance calculations

Fig.17a shows that, when a heatsink is not used, the total thermal resistance between junction and ambient is given by:

$$R_{th j-amb} = R_{th j-mb} + R_{th mb-amb}$$
 (17)

However, power transistors are generally mounted on a heatsink since $R_{th \ j-amb}$ is not usually small enough to maintain temperatures within the chip below desired levels.

Fig.17b shows that, when a heatsink is used, the total thermal resistance is given by:

$$R_{th i-amb} = R_{th i-mb} + R_{th mb-h} + R_{th h-amb}$$
 (18)

Note that the direct heat loss from the transistor case to the surroundings through R_{th mb-amb} is negligibly small.

The first stage in determining the size and nature of the required heatsink is to calculate the maximum heatsink thermal resistance $R_{\text{th h-amb}}$ that will maintain the junction temperature below the desired value.

Continuous operation

Under DC conditions, the maximum heatsink thermal resistance can be calculated directly from the maximum desired junction temperature.

$$R_{th j-amb} = \frac{T_j - T_{amb}}{P_{tot(av)}}$$
 (19)

and

$$R_{th j-mb} = \frac{T_j - T_{mb}}{P_{tot (av)}}$$
 (20)

Combining Equations (18) and (19) gives:

$$R_{th h-amb} = \frac{T_j - T_{amb}}{P_{tot(av)}} - R_{th j-mb} - R_{th mb-h}$$
 (21)

and substituting Equation (20) into Equation (21) gives:

$$R_{th h-amb} = \frac{T_{mb} - T_{amb}}{P_{tot(av)}} - R_{th mb-h}$$
 (22)

The values of $R_{th j\text{-}mb}$ and $R_{th mb\text{-}h}$ are given in the published data. Thus, either Equation (21) or Equation (22) can be used to find the maximum heatsink thermal resistance.

Intermittent operation

The thermal equivalent circuits of Fig.17 are inappropriate for intermittent operation, and the thermal impedance $Z_{\text{th i-mb}}$ should be considered.

$$P_{totM} = \frac{T_j - T_{mb}}{Z_{th i-mb}}$$

thus:

$$T_{mb} = T_i - P_{totM} \times Z_{th i-mb}$$
 (23)

The mounting-base temperature has always been assumed to remain constant under intermittent operation. This assumption is known to be valid in practice provided that the pulse time is less than about one second. The mounting-base temperature does not change significantly under these conditions as indicated in Fig.18. This is because heatsinks have a high thermal capacity and thus a high thermal time-constant.




Fig.18 Variation of junction and mounting base temperature when the pulse time is small compared with the thermal time-constant of the heatsink.

Thus Equation (22) is valid for intermittent operation, provided that the pulse time is less than one second. The value of T_{mb} can be calculated from Equation (23), and the heatsink thermal resistance can be obtained from Equation (22).

Chapter 5

The thermal time constant of a transistor is defined as that time at which the junction temperature has reached 70% of its final value after being subjected to a constant power dissipation at a constant mounting base temperature.

Now, if the pulse duration t_p exceeds one second, the transistor is temporarily in thermal equilibrium since such a pulse duration is significantly greater than the thermal time-constant of most transistors. Consequently, for pulse times of more than one second, the temperature difference T_j - T_{mb} reaches a stationary final value (Fig.19) and Equation (23) should be replaced by:

$$T_{mb} = T_{j} - P_{totM} \times R_{th j-mb}$$
 (24)




Fig.19 Variation of junction and mounting base temperature when the pulse time is not small compared with he thermal time-constant of the heatsink.

In addition, it is no longer valid to assume that the mounting base temperature is constant since the pulse time is also no longer small with respect to the thermal time constant of the heatsink.

Smaller heatsinks for intermittent operation

In many instances, the thermal capacity of a heatsink can be utilized to design a smaller heatsink for intermittent operation than would be necessary for the same level of continuous power dissipation. The average power dissipation in Equation (22) is replaced by the peak power dissipation to obtain the value of the thermal impedance between the heatsink and the surroundings.

$$Z_{th h-amb} = \frac{T_{mb} - T_{amb}}{P_{totM}} - R_{th mb-h}$$
 (25)

The value of Z_{th h-amb} will be less than the comparable thermal resistance and thus a smaller heatsink can be designed than that obtained using the too large value calculated from Equation (22).

Heatsinks

Three varieties of heatsink are in common use: flat plates (including chassis), diecast finned heatsinks, and extruded finned heatsinks. The material normally used for heatsink construction is aluminium although copper may be used with advantage for flat-sheet heatsinks. Small finned clips are sometimes used to improve the dissipation of low-power transistors.

Heatsink finish

Heatsink thermal resistance is a function of surface finish. A painted surface will have a greater emissivity than a bright unpainted one. The effect is most marked with flat plate heatsinks, where about one third of the heat is dissipated by radiation. The colour of the paint used is relatively unimportant, and the thermal resistance of a flat plate heatsink painted gloss white will be only about 3% higher than that of the same heatsink painted matt black. With finned heatsinks, painting is less effective since heat radiated from most fins will fall on adjacent fins but it is still worthwhile. Both anodising and etching will decrease the thermal resistivity. Metallic type paints, such as aluminium paint, have the lowest emissivities, although they are approximately ten times better than a bright aluminium metal finish.

Flat-plate heatsinks

The simplest type of heatsink is a flat metal plate to which the transistor is attached. Such heatsinks are used both in the form of separate plates and as the equipment chassis itself. The thermal resistance obtained depends on the thickness, area and orientation of the plate, as well as on the finish and power dissipated. A plate mounted horizontally will have about twice the thermal resistance of a vertically mounted plate. This is particularly important where the equipment chassis itself is used as the heatsink. In Fig.20, the thermal resistance of a blackened heatsink is plotted against surface area (one side) with power dissipation as a parameter. The graph is accurate to within 25% for nearly square plates, where the ratio of the lengths of the sides is less than 1.25:1.

Chapter 5




Fig.20 Generalized heatsink characteristics: flat vertical black aluminium, 3 mm thick, approximately square.

(seual volume of heatsink (space occupied) (104 (space occupied)) (105 (space occupied)) (106 (space occupied)) (107 (space occupied)) (108 (space occupied)) (1

Fig.21 Generalized heatsink characteristics: blackened aluminium finned heatsinks.

Finned heatsinks


Finned heatsinks may be made by stacking flat plates, although it is usually more economical to use ready made diecast or extruded heatsinks. Since most commercially available finned heatsinks are of reasonably optimum design, it is possible to compare them on the basis of the overall volume which they occupy. This comparison is made in Fig.21 for heatsinks with their fins mounted vertically; again, the graph is accurate to 25%.

Heatsink dimensions

The maximum thermal resistance through which sufficient power can be dissipated without damaging the transistor can be calculated as discussed previously. This section explains how to arrive at a type and size of heatsink that gives a sufficiently low thermal resistance.

Natural air cooling


The required size of aluminium heatsinks - whether flat or extruded (finned) can be derived from the nomogram in Fig.22. Like all heatsink diagrams, the nomogram does not give exact values for R_{th h-amb} as a function of the dimensions since the practical conditions always deviate to some extent from those under which the nomogram was drawn up. The actual values for the heatsink thermal resistance may differ by up to 10% from the nomogram values. Consequently, it is advisable to take temperature measurements in the finished equipment, particularly where the thermal conditions are critical.



Chapter 5

The conditions to which the nomogram applies are as follows:


- natural air cooling (unimpeded natural convection with no build up of heat)
- ambient temperature about 25 °C, measured about 50 mm below the lower edge of the heatsink (see Fig.23)
- single mounting (that is, not affected by nearby heatsinks)
- atmospheric pressure about 10 N/m²
- distance between the bottom of the heatsink and the base of a draught-free space about 100 mm (see Fig.23)
- transistor mounted roughly in the centre of the heatsink (this is not so important for finned heatsinks because of the good thermal conduction).




The appropriately-sized heatsink is found as follows.

- Enter the nomogram from the right hand side of section 1 at the appropriate R_{th h-amb} value (see Fig.24). Move horizontally to the left, until the appropriate curve for orientation and surface finish is reached.
- 2. Move vertically upwards to intersect the appropriate power dissipation curve in section 2.
- Move horizontally to the left into section 3 for the desired thickness of a flat-plate heatsink, or the type of extrusion.

- If an extruded heatsink is required, move vertically upwards to obtain its length (Figs 25a and 25b give the outlines of the extrusions).
- If a flat-plate heatsink is to be used, move vertically downwards to intersect the appropriate curve for envelope type in section 4.
- 6. Move horizontally to the left to obtain heatsink area.
- The heatsink dimensions should not exceed the ratio of 1.25:1.



Chapter 5



The curves in section 2 take account of the non linear nature of the relationship between the temperature drop across the heatsink and the power dissipation loss. Thus, at a constant value of the heatsink thermal resistance, the greater the power dissipation, the smaller is the required size of heatsink. This is illustrated by the following example.

Example

An extruded heatsink mounted vertically and with a painted surface is required to have a maximum thermal resistance of $R_{th\ h-amb} = 2.6\ ^{\circ}\text{C/W}$ at the following powers:

a)
$$P_{tot (av)} = 5 W$$

b)
$$P_{tot (av)} = 50 \text{ W}$$

Enter the nomogram at the appropriate value of the thermal resistance in section 1, and via either the 50 W or 5 W line in section 2, the appropriate lengths of the extruded heatsink 30D are found to be:

a) length = 110 mm

b) length = 44 mm

Case (b) requires a shorter length since the temperature difference is ten times greater than in case (a).

As the ambient temperature increases beyond 25 °C, so does the temperature of the heatsink and thus the thermal resistance (at constant power) decreases owing to the increasing role of radiation in the heat removal process. Consequently, a heatsink with dimensions derived from Fig.22 at $T_{amb} > 25$ °C will be more than adequate. If the maximum ambient temperature is less than 25 °C, then the thermal resistance will increase slightly. However, any increase will lie within the limits of accuracy of the nomogram and within the limits set by other uncertainties associated with heatsink calculations.

For heatsinks with relatively small areas, a considerable part of the heat is dissipated from the transistor case. This is why the curves in section 4 tend to flatten out with decreasing heatsink area. The area of extruded heatsinks is always large with respect to the surface of the transistor case, even when the length is small.

If several transistors are mounted on a common heatsink, each transistor should be associated with a particular section of the heatsink (either an area or length according to type) whose maximum thermal resistance is calculated from Equations (21) or (22); that is, without taking the heat produced by nearby transistors into account. From the sum of these areas or lengths, the size of the common heatsink can then be obtained. If a flat heatsink is used, the transistors are best arranged as shown in Fig.26. The maximum mounting base temperatures of transistors in such a grouping should always be checked once the equipment has been constructed.




Fig.26 Arrangement of two equally loaded transistors mounted on a common heatsink.

Chapter 5

Forced air cooling

If the thermal resistance needs to be much less than 1 °C/W, or the heatsink not too large, forced air cooling by means of fans can be provided. Apart from the size of the heatsink, the thermal resistance now only depends on the speed of the cooling air. Provided that the cooling air flows parallel to the fins and with sufficient speed (>0.5 m/s), the thermal resistance hardly depends on the power dissipation and the orientation of the heatsink. Note that turbulence in the air current can result in practical values deviating from theoretical values.

Figure 27 shows the form in which the thermal resistances for forced air cooling are given in the case of extruded heatsinks. It also shows the reduction in thermal resistance or length of heatsink which may be obtained with forced air cooling.

The effect of forced air cooling in the case of flat heatsinks is seen from Fig.28. Here, too, the dissipated power and the orientation of the heatsink have only a slight effect on the thermal resistance, provided that the air flow is sufficiently fast.




Fig.27 Thermal resistance of a finned heatsink (type 40D) as a function of the length, with natural and forced air cooling.

July 1997 5 - 21




Fig.28 Thermal resistance of heatsinks (2 mm thick copper or 3 mm aluminium) under natural convection and forced cooling conditions, with a SOT93 package.

Chapter 5

Conclusion to part three

The majority of power transistors require heatsinking, and when the maximum thermal resistance that will maintain the device's junction temperature below its rating has been calculated, a heatsink of appropriate type and size can be chosen. The practical conditions under which a transistor

will be operated are likely to differ from the theoretical considerations used to determine the required heatsink, and so temperatures should always be checked in the finished equipment. Finally, some applications require a small heatsink, or one with a very low thermal resistance, in which case forced air cooling by means of fans should be provided.



Chapter 6

INTRODUCTION

This chapter contains a survey of some of the packing methods most frequently used by Philips Semiconductors. It includes information that may be important to customers when making their purchasing decisions, for example the main dimensions, shapes, and packing quantities.

Standardization

For semiconductors, packing serves two important functions. The first and most obvious function is protection during storage and transport to customers. This, of course, applies to all products, not just semiconductors. The second is to act as a delivery medium for automatic placement machines during equipment manufacture. To do this effectively, the reels, trays and tubes that components are packed in must meet recognized standards. In this respect, Philips Semiconductors actively cooperates with standardization authorities throughout the world.

In addition, our packing methods meet all major international standards, including those of IEC (International Electrotechnical Commission), JEDEC (Joint Electron Device Engineering Council, USA) and NEDA (National Electronic Distributor Association, USA).

Environmental care

Nowadays, an important issue is environmental impact. Component and equipment manufacturers are continuously working to improve the environment friendliness of their products and packing, and have devoted much effort to eliminating the use of toxic materials and to looking at ways in which materials can be recycled.

In these respects, Philips Semiconductors has taken several important steps on the packing front. These include:

- Reducing the amount of packing material by switching to 'one piece' boxes (instead of boxes with upper and lower parts)
- Changing to 'mono material' to aid recycling.
 For example, from aluminium-lined boxes to carbon-coated boxes.
- Changing from white boxes to natural brown boxes to eliminate the use of bleach (chlorine) in their manufacture.

The aim is minimum waste and minimum environmental impact. We have already gone a long way towards this in the development of our packing methods. And future developments will take us even further along this route.

More Information

For more information about packing methods, please contact:

Philips Semiconductors Packing Management, BAE-09 P.O. Box 218, 5600 MD Eindhoven The Netherlands.

GLOSSARY OF TERMS

Carrier	Plastic tube, tray or tape with

cavities, which can contain IC

products

Package Container with leads for an IC

chip (also known as an envelope

or outline)

Packing method Combination of a carrier and a

box to protect products during

transport and storage

Pin Rigid plastic pin that closes a tube

for DIP packages by insertion through holes in its end

Plug Flexible plastic plug that closes a

tube for PLCC or SIL packages by

insertion into its end

PQ Packing Quantity, in a box

containing one or more SPQs

SOD Standard Outline Diode
SOT Standard Outline Transistor

SPQ Smallest Packing Quantity, mostly

the quantity in one carrier

Surface mount Mounted on the surface of a PCB

Through-hole Mounted onto a PCB by insertion

of leads into holes


Turnlock Rigid plastic pin that closes a tube


for SO packages by insertion into

its end and turning to lock in place


Chapter 6

PACKING METHODS IN EXPLODED VIEW








Chapter 6




July 1997 6 - 4










tem	Material	Weight (1) (g)
Printed plano box	Cardboard carbon coated	20.25
Assy tape	Paper	2.60
Labels	Paper	0.71
Seal	Acrylate	0.15











Chapter 6


PACKING QUANTITES, BOX DIMENSIONS AND CARRIER SHAPES

Reel pack - axial and radial taped

PHILIPS PACKAGE TYPE/OUTLINE CODE	WIDTH (mm)	METHOD	SPQ	PQ	OUTER BOX DIMENSIONS L × W × H (mm)
SOD		-			
SOD27	26	axial	10000	10000	358 × 358 × 56
SOD27	52	axial	10000	10000	356 × 356 × 88
SOD27	37	radial	5000	5000	360 × 360 × 60
SOD51	52	axial	5000	5000	356 × 356 × 88
SOD53	37	radial	2000	10000	395 × 395 × 290
SOD57	52	axial	5000	5000	356 × 356 × 88
SOD57	52	axial	10000	10000	356 × 356 × 88
SOD61	52	axial	5000	5000	356 × 356 × 102
SOD64	52	axial	5000	5000	356 × 356 × 88
SOD66	52	axial	5000	5000	356 × 356 × 88
SOD68	26	axial	10000	10000	358 × 358 × 56
SOD68	52	axial	10000	10000	356 × 356 × 88
SOD81	52	axial	5000	5000	356 × 356 × 88
SOD83	52	axial	2000	2000	356 × 356 × 102
SOD84	52	axial	5000	5000	356 × 356 × 88
SOD88	52	axial	5000	5000	356 × 356 × 102
SOD89	52	axial	2000	2000	356 × 356 × 102
SOD91	52	axial	10000	10000	356 × 356 × 88
SOT					
SOT54	32	radial	2000	10000	395 × 395 × 290







Chapter 6


Tape and reel - surface mount devices


PHILIPS PACKAGE TYPE/OUTLINE CODE	REEL DIMENSIONS D × W (mm)	SPQ AND PQ	REELS PER BOX	OUTER BOX DIMENSIONS $ L \times W \times H \\ (mm)$
SOT		-		
SOT23	180×8	3000	1	186 × 186 × 16
	286 × 8	10000	.1	293 × 293 × 18
SOT89	180×12	1000	1	186 × 186 × 24
	330 × 12	4000	1	338 × 338 × 24
SOT143	180×8	3000	1	186 × 186 × 16
	286×8	10000	1	293 × 293 × 18
SOT173	180×16	600	1	186 × 186 × 24
SOT223	180×12	1000	1	186 × 186 × 24
	330 × 12	4000	1	338 × 338 × 24
SOT323	180×8	3000	1	186 × 186 × 16
	286×8	10000	1	293 × 293 × 18
SOT343	180×8	3000	1	186 × 186 × 16
	286 × 8	10000	1	293 × 293 × 18
SOT346	180×8	3000	1	186 × 186 × 16
SOT353	180×8	3000	1	186 × 186 × 16
SOT363	180×8	3000	1	186 × 186 × 16
SOT404	330 × 24	800	1	340 × 340 × 38
SOD			- 	
SOD80	180×8	2500	1 1	186 × 186 × 16
·	330 × 8	10000	1	338 × 338 × 18
	330×8	50000	5	339 × 339 × 71
SOD87	180×8	2000	1	186 × 186 × 16
	180×8	10000	5	182 × 182 × 55
	330×8	8000	1	338 × 338 × 18
	330×8	40000	5	339 × 339 × 71
SOD106	180 × 12	1500	1	186 × 186 × 24
SOD110	180×8	3000	1	186 × 186 × 16
•	330×8	10000	1	338 × 338 × 18
SOD123	180×8	3000	1	186 × 186 × 16
	330×8	10000	1	338 × 338 × 18
SOD323	180×8	3000	1	186 × 186 × 16
	286×8	10000	1	293 × 293 × 18

Chapter 6

Tape and reel - surface mount devices

PHILIPS PACKAGE	CARRIER TAPE DIMENSIONS (mm) (See Figs. 14 and 15)						
TYPE/OUTLINE CODE	Α0	В0	K0	P1	w		
SOT							
SOT23	3.1	2.6	1.3	4.0	8.0		
SOT89	4.3	4.6	1.6	8.0	12.0		
SOT143	3.1	2.6	1.3	4.0	8.0		
SOT173	8.5	8.5	1.8	12.0	16.0		
SOT223	7.0	7.4	1.9	8.0	12.0		
SOT323	2.4	2.4	1.2	4.0	8.0		
SOT343	2.4	2.4	1.2	4.0	8.0		
SOT346	3.1	3.2	1.3	4.0	8.0		
SOT353	2.4	2.4	1.2	4.0	8.0		
SOT363	2.4	2.4	1.2	4.0	8.0		
SOT404	10.6	15.8	4.9	16	24.0		
SOD							
SOD80	1.6	3.9	1.7	4.0	8.0		
SOD87	2.0	3.9	2.3	4.0	8.0		
SOD106	3.1	5.6	2.7	4.0	12.0		
SOD110	1.6	2.3	1.6	4.0	8.0		
SOD123	1.6	4.0	1.2	4.0	8.0		
SOD323	1.6	2.9	1.2	4.0	8.0		








Chapter 6

Ammo pack - axial and radial taped

PHILIPS PACKAGE TYPE/OUTLINE CODE	TAPE WIDTH (mm)	TAPING METHOD	SPQ/PQ	OUTER BOX DIMENSIONS L×W×H (mm)
SOD27	26	axial	5000	263 × 48 × 75
SOD27	52	axial/small	1000	138 × 73 × 29
SOD27	52	axial	10000	263 × 74 × 124
SOD27	37	radial	5000	350 × 203 × 42
SOD57	52	axial/small	200	138 × 73 × 29
SOD57	52	axial	2500	263 × 73 × 87
SOD61	52	axial	500	305 × 118 × 65
SOD61	52	axial/small	50	138 × 73 × 29
SOD64	52	axial	2500	263 × 73 × 87
SOD64	52	axial/small	200	138 × 73 × 29
SOD66	52	axial	5000	263 × 73 × 122
SOD66	52	axial/small	1000	138 × 73 × 29
SOD68	26	axial	5000	263 × 48 × 75
SOD68	52	axial/small	1000	138 × 73 × 29
SOD68	52	axial	10000	263 × 73 × 124
SOD68	37	radial	5000	350 × 203 × 42
SOD68	52	axial/small	500	138 × 73 × 29
SOD81	26	axial	5000	255 × 50 × 89
SOD81	52	axial	5000	263 × 73 × 87
SOD81	52	axial/small	500	138 × 73 × 29
SOD84	52	axial	2500	263 × 73 × 87
SOD84	52	axial/small	200	138 × 73 × 29
SOD91	52	axial/small	1000	138 × 73 × 29
SOD91	52	axial	2000	263 × 73 × 102
SOD91	26	axial	5000	263 × 48 × 75
SOD91	52	axial	10000	253 × 74 × 124







Chapter 6

Blister pack

PHILIPS PACKAGE TYPE/OUTLINE CODE	SPQ PER CARRIER ⁽¹⁾	CARRIER PER BOX	PQ	OUTER BOX DIMENSIONS L×W×H (mm)	PACKING VERSION (See Fig.19)
SOT48	$20(2 \times 7 + 1 \times 6)$	2	40	315 × 118 × 78	В
SOT48	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT55	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT55	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT56	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT56	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT115	25 (12 + 13)	4	100	315 × 118 × 78	В
SOT115	5 (1 × 5)	1	5	145 × 100 × 29	С
SOT119	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT119	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT120	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT120	4 (2×2)	8	32	315 × 118 × 78	D
SOT121	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT121	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT122	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT122	4 (2×2)	8	32	315 × 118 × 78	D
SOT123	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT123	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT130	$20 (2 \times 7 + 1 \times 6)$	2	40	315 × 118 × 78	В
SOT130	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT132	12 (3 × 4)	5	60	315 × 118 × 78	Α
SOT132	12 (3 × 4)	3	36	315 × 118 × 78	В
SOT147	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT147	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT160	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT160	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT161	20 (2×7 + 1×6)	3	60	315 × 118 × 78	В
SOT161	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT171	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT171	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT172	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT172	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT179	20 (2×7 + 1×6)	3	60	315 × 118 × 78	В
SOT179	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT181	30 (3×10)	5	150	315 × 118 × 78	Α
SOT183	15 (3×5)	5	75	315 × 118 × 78	Α
SOT233	15 (3 × 5)	5	75	315 × 118 × 78	Α
SOT246	15 (3×5)	5	75	315 × 118 × 78	Α


Chapter 6

PHILIPS PACKAGE TYPE/OUTLINE CODE	SPQ PER CARRIER ⁽¹⁾	CARRIER PER BOX	PQ	OUTER BOX DIMENSIONS $L \times W \times H$ (mm)	PACKING VERSION (See Fig.19)
SOT262	20 (2 × 10)	3	60	315 × 118 × 78	В
SOT262	4 (1 × 4)	8	32	315 × 118 × 78	D
SOT268	20 (2×7 + 1×6)	3	60	315 × 118 × 78	В
SOT268	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT273	20 (2×7 + 1×6)	3	60	315 × 118 × 78	В
SOT273	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT278	12 (3 × 4)	5	60	315 × 118 × 78	Α
SOT279	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT279	4 (2 × 2)	8	32	315 × 118 × 78	D .
SOT288	15 (3 × 5)	5	75	315 × 118 × 78	Α
SOT289	20 (2×7 + 1×6)	2	40	315 × 118 × 78	В
SOT289	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT321	45 (3 × 15)	11	495	315 × 118 × 78	Α
SOT321	45 (3 × 15)	1	45	145 × 100 × 29	С
SOT324	20 (2 × 7 + 1 × 6)	3	60	315 × 118 × 78	В
SOT324	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT342	30 (2 × 15)	8	240	315 × 118 × 78	Α
SOT347	16 (2 × 8)	. 3	48	315 × 118 × 78	В
SOT350	20 (2 × 10)	5	100	315 × 118 × 78	Α
SOT359	60 (5 × 12)	9	540	315 × 118 × 78	Α
SOT365	15 (3 × 5)	5	75	315 × 118 × 78	Α
SOT390	20 (2×7 + 1×6)	3	60	315 × 118 × 78	В
SOT390	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT391	20 (2×7 + 1×6)	3	60	315 × 118 × 78	В
SOT391	4 (2 × 2)	8	32	315 × 118 × 78	D
SOT406	16 (2 × 8)	5	90	315 × 118 × 78	Α
SOT437	20 (2 × 7 + 1 × 6)	3	60	315 × 118 × 78	В
SOT437	4 (2 × 2)	8	32	315 × 118 × 78	D
CATV+C	2 (1 × 2)	1	2	315 × 118 × 78	В
CR2424	25 (5 × 5)	4	100	315 × 118 × 78	В
BGY887	1 (1 × 1)	1	4	145 × 100 × 29	С
CR2427	21 (3 × 7)	3	63	315 × 118 × 78	В
CATV	25 (12 + 13)	4	100	315 × 118 × 78	В

Note

- 1. SPQ is given with the packing method in parenthesis. For example:
 - a) 20 (2 \times 10) means an SPQ of 20 pieces, packed in 2 rows of 10 pieces.
 - b) 20 (2 \times 7 + 1 \times 6) means an SPQ of 20 pieces, packed in 2 rows of 7 pieces plus 1 row of 6 pieces.

Chapter 6



Chapter 6


-				-			
PHILIPS PACKAGE TYPE/OUTLINE CODE	CARRIER LENGTH (mm)	END STOP	SPQ	CARRIERS PER BOX	Q	OUTER BOX DIMENSIONS $L \times W \times H $ (mm)	CARRIER PROFILE
SOT32	390	turnlock	90	20	1000	402 × 95 × 29	3 MSCO88
SOT263	520	turnlock	20	20	1000	526 × 69 × 75	->-
SOT78	520	turnlock	50	20	1000	526 × 69 × 75	5,6 A 31.5 A 31
SOT82	390	turnlock	50	20	1000	402 × 95 × 29	2.9 Wescono 27.6 Wescono
SOT93	396	turnlock	25	20	500	408 × 86 × 81	6 6 7 8 8 8 8 8 8
SOT199 bent lead	396	turnlock	52	12	300	408 × 86 × 81	
SOT93 bent lead	966	turnlock	25	12	300	408 × 86 × 81	15 • • • • • • • • • • • • • • • • • • •
SOT128	523	endstop	50	20	1000	529 × 84 × 85	6.2 A 39 WSCOBB

Tube pack

Chapter 6

<u> </u>			
CARRIER PROFILE	5.6 MSC081	66 MASCO88	2.9 † C. S.
OUTER BOX DIMENSIONS L × W × H (mm)	526 × 69 × 75	408 × 86 × 81	425 × 107 × 87
ā	1000	200	200
CARRIERS PER BOX	20	20	20
SPQ	20	25	25
END STOP	turnlock	tumlock	turnlock
CARRIER LENGTH (mm)	520	396	413
PHILIPS PACKAGE CARRIER TYPE/OUTLINE LENGTH CODE (mm)	SOT186	SOT199	SOT399


Chapter 6



Chapter 6

Bulk pack

PHILIPS PACKAGE TYPE/OUTLINE CODE	SPQ PER BAG	BAGS PER BOX	PQ	PACKING VERSION (See Fig.21)	OUTER BOX DIMENSIONS L×W×H (mm)
SOT					, .
SOT5	50	20	1000	Α	315 × 115 × 75
SOT18	1000	5	5000	Α	315 × 115 × 75
SOT18	250	16	4000	Α	315 × 115 × 75
SOT37	500	18	9000	Α	315 × 115 × 75
SOT54	500	8	4000	Α	315 × 115 × 75
SOT89	250	80	20000	Α	315 × 115 × 75
SOT223	250	80	20000	Α	315 × 115 × 75
SOD					
SOD57	100	15	1500	Α	315 × 115 × 75
SOD57	250	1	250	В	138 × 73 × 30
SOD80	1000	10	10000	В	138 × 73 × 30
SOD87	1 000	6	6000	В	138 × 73 × 30



Chapter 7

INTRODUCTION

Nowadays, everyone must accept responsibility for keeping the environment clean, from individuals adopting a responsible attitude to their own waste disposal, however small that may be, to big industries who must take proper precautions to avoid releasing large amounts of damaging waste into the environment.

As a leading electronic components manufacturer, Philips Semiconductors has always regarded environmental protection as a major issue. The electronics industry, like many others, produces its share of toxic and hazardous materials, and we have long made it our policy to follow working practices that cut the chance of these materials passing into the environment to the absolute minimum.

Products supplied by Philips Semiconductors today offer no hazard to the environment in normal operation and when stored according to the instructions given in our data sheets. Inevitably, some products contain substances that are potentially hazardous to health if exposed by accident or misuse, but we ensure that users of these components receive clear warning of this in the data sheets. And where necessary, the warning notices contain safety precautions and disposal instructions.

This chapter supplements these notices and instructions by providing clear and comprehensive information on the composition of representative examples of ICs manufactured by Philips Semiconductors. This information should form a basis for answering questions on product safety and disposal and should, moreover, help to increase awareness of these aspects, not only throughout the Philips Semiconductors organization but throughout the semiconductor industry in general.

EXPLANATION OF THE TABLES

The following pages provide the chemical constituents of representative groups of discrete semiconductor components down to minor percentages and traces, as far as these constituents may be important to the use, destruction or disposal of the components.

The tables contain information about the materials used in the semiconductor devices themselves and in the packing used for storage, transport and assembly.

Whenever possible, the devices have been grouped into families based on the similarity in composition, construction and packing method. In this way we were able to limit the number of tables. For each group, one representative is specified in mass percentages of its parts.

In many cases, a single envelope type will contain a range of differing leadframes with different die-pad dimensions to accommodate the active devices. This, however, leads to only minor changes in the mass percentages. Different materials or techniques are sometimes used to assemble one envelope type, and whenever possible, alternative materials are included in the tables. In other cases only the standard or high-volume process is described.

Per page, the product family is defined and the types identified by the Philips package code number. Additionally, reference is made to usual names or to the JEDEC code (when applicable). The mass in grams (g), body dimensions in millimeters (mm) and packing quantity are also specified.

The table itself shows the composition of the group representative broken down into the device-parts:

- · metal parts
- crystal
- envelope (plastic, glass or ceramic)
- · packing materials

The device-parts are specified in milligrams (mg). These figures are as accurate as possible for the group representative shown. Other devices from the same group may differ considerably in mass. The amount of packing material, specified in grams, per device can be found by dividing the weight of the packing material by the packing quantity. For more detailed information on packing, refer to Chapter 7 Packing Methods.

Metal parts

The composition of the leadframe material is indicated, when appropriate, by the method commonly used for alloys, e.g.:

- FeNi42 means iron alloy containing 42% of nickel (alloy 42).
- CuZn15 means copper alloy containing 15% zinc (tombac).
- Cu alloy indicates copper with a small amount of alloying elements such as Fe, Ni, Zn or Ag or combinations of some elements.

Crystal

The active device is usually a silicon chip doped with very small amounts of elements such as boron, arsenic or phosphorus. The back may be metallized with thin layers of titanium, nickel, platinum, gold or silver to enhance die-bonding to the leadframe.

Chapter 7

Envelope

The chip is protected by a glass, ceramic, plastic or metal encapsulation.

Glass will contain SiO_2 plus a number of oxides of Ba, K, Pb, Zn and Mn. These elements are, however, immobilized and will not be extracted by acids, unless the glass is ground.

The plastic encapsulation is usually based on ortho cresol novolac (OCN) -epoxy or on biphenyl-epoxy, filled with quartz particles (fused or crystalline) up to approximately 70 mass percent. In all cases (except SOT54), antimony trioxide and tetrabromobisphenol-A (TBBA) are present as flame retardants. The TBBA will be incorporated in the epoxy-polymer after curing so that no TBBA is present in the finished device. It has become a partially brominated epoxy. The flammability of all moulding compounds rates typically UL94-V0 at 1/8 inch.

Packing material

Cardboard and paper consist mainly of natural fibres. The carbon layer for ESD protection does not hamper the recyclability of the cardboard.

Polyethylene, polypropylene and polystyrene are synthetic polymers made from hydrocarbons.

Polyvinylchloride (PVC), a synthetic polymer made from chlorinated hydrocarbons, is used for the tubes in which many semiconductors are packed. PVC is hazardous to the environment when burned under certain, ill-controlled conditions. PVC is, however, readily recyclable when the material is collected separately (as a mono-material). Therefore the endpins, turnlocks and soft rubber stoppers in the PVC-tubes are now replaced by PVC to enhance recycling.

The re-use of the polystyrene (PS) reels is encouraged by requesting all our customers to return the reels after use to Semi-cycle. Information and addresses are printed on the boxes in which the reels are delivered. Philips Semiconductors' intention is to buy used reels, when available, thus closing the product life circle to lower the amount of wasted packing materials.

To encourage recycling, Philips Semiconductors marks the packing materials according to ISO 11469 using the recycling symbols shown in Figs 1 to 1. Figure 1 shows the symbol for paper and cardboard, Figs 2 to 1 show the symbols for various plastics.



Fig.1 Paper and cardboard.



Fig.2 Polyethylene terephthalate.

Chapter 7



Fig.3 Polyethylene, high density.



Fig.4 Polyvinylchloride.



Fig.5 Polyethylene, low density.



Fig.6 Polypropylene.



Fig.7 Polystyrene.



Fig.8 Other plastics. The acronym of the plastic is put under the recycling symbol. In this example: PA = polyamide.

Chapter 7

SUBSTANCES NOT USED BY PHILIPS SEMICONDUCTORS

Below are listed the materials and substances that are **not** present in Philips Semiconductors' products and processes. This information supplements the chemical contents tables that follow and is provided to enable equipment manufacturers to make a complete and confident assessment of the environmental impact of selecting products manufactured by Philips Semiconductors.

Substances not used in products

- · 4-aminodiphenyl and its salts
- · ammonium salts
- arsenic
- asbestos
- benzene
- · cadmium and compounds
- creosote
- cyantes
- cyanides
- · 4,4-diaminophenyl methane
- dibenzofurans
- · epichlorhydrine
- · ethylene glycol ethers
- formaldehyde
- · halogenated aliphatic hydrocarbons
- hydrazine
- · mercury and compounds
- N-nitrosoamines
- · 2-naphthylamine and its salts
- · nickel tetracarbonyl
- N,N-dimethlformamide
- N,N-dimethylacetamide
- · oils and greases
- organometallic compounds (e.g. org. tin compounds)
- · ozone-depleting compounds
- · pentachlorophenol
- · phenol compounds
- · (nonyl)-phenol ethoxylates
- phtalates
- picric acid

- polybrominated biphenyl oxides (PBBO)
- polybrominated biphenyls (PBB/PBBE)
- polychlorinated triphenyls (PCT)
- · polychlorinated napthalenes
- polychlorinated biphenyls (PCB)
- · polycyclic compounds
- · polyhalogenated dibenzofurans/dioxins
- · polyhalogenated bi/triphenyl ethers
- selenium
- tellurium
- · tetrabromobenzylimidazole
- · tetrabromoethylene
- toluene
- · triethylamine
- · tris (aziridinyl) phosphinoxide
- tris (2,3-dibromopropyl) phosphate
- · vinyl chloride monomer
- xylene

Substances not used in manufacturing processes

Philips Semiconductors has eliminated all Ozone Depleting Substances, referred to as Class I and II in the Montreal Protocol and its amendments. This means that our products, in compliance with the US Clean Air Act, do not have to be labelled.

We have also eliminated, voluntarily, the use of chlorinated hydrocarbons such as perchloro-ethylene and trichloroethylene from our manufacturing processes.

Below is a summary of the ozone-depleting substances we have eliminated.

Class I substances:

- fully halogenated chloro-fluorocarbons (CFC)
- halons
- carbontetrachloride
- 1.1.1-trichloroethane

Class II substances:

• partially halogenated hydrocarbons (HCFC)

Substances not used in packing materials

- · laminates with paper
- · bleached paper
- polystyrene flakes (EPS)

Chapter 7

DISPOSAL

Old or used products must be disposed of in accordance to national and local regulations.

The products and packing materials must be disposed of as special waste. This is required, in particular, for parts containing environmentally hazardous materials, for example beryllium oxide, present in some RF-devices.

Smaller quantities of material may be disposed of as domestic waste, provided national or local regulations permit this.

RECYCLING

Where legally required, we accept packing materials and products for recycling and/or disposal. However, since the cost of returning these materials to us must be borne by the customers, it is often more cost effective for them to look for a local recycle company. To assist in this we can provide customers with the names and addresses of local recycle companies in their areas.

GENERAL WARNINGS

Products

Under the specified operating conditions, no hazardous materials will be liberated from the products. The general warnings describe phenomena that can be expected with

abnormal use (outside the product's specification). For example:

- If a product is exposed to strong acids, metals contained within it may be partially extracted.
- If a product with an epoxy moulded envelope is exposed to organic solvents, these may extract part of the resin contained in the envelope.
- If the product is incinerated, degradation and condensation reactions in the organic material it contains may cause a number of hazardous substances to be released into the air in unpredictable amounts.
 Moreover, metal oxides will be formed and may be released into the air as dust particles.
- If products with beryllium heatsinks (RF transistors) are damaged, toxic beryllium oxide dust may be released into the air.

Packing material

- With adequate oxygen supply, packing materials will give off mainly carbon dioxide and water if burned.
 However, if they are burned in a limited oxygen supply (the general case in a fire), hazardous compounds (for example carbon monoxide) may be emitted.
- PVC will form hydrochloric acid gas when incinerated. It
 will also generate a number of other chlorine
 compounds, among them the toxic dioxin, when the
 conditions (temperature, oxygen) are not well controlled.

Chapter 7

GLASS DIODES/RECTIFIERS, LEADED

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
DO-35	SOD27	0.140	φ 1.9 × 4.3	5000
DO-41	SOD66	0.342	φ 2.6 × 4.8	5000
DO-34	SOD68	0.123	φ 1.6 × 3.0	5000
IT ⁽²⁾	SOD81	0.283	φ 2.2 × 3.8	5000
IT ⁽²⁾	SOD84	0.360	φ 3.2 × 4.3	5000
IT ⁽²⁾	SOD91	0.123	φ 1.7 × 3.0	5000

Notes

1. All packages have a similar composition, quantities may vary.

2. IT = implosion technology.

Chemical content

DEVICE PART

Group representative: SOD68

DEVICE PART	SUBSTANCE	MASS (mg)
stud	FeNi42 cladded with Cu ⁽¹⁾	10.5
wire	Fe cladded with Cu	88
	plated with SnPb20	9
active device	doped Si	0.4
encapsulation	glass (Pb < 54%, Sb < 0.5%)	15
paint/pigment	epoxy copolymer	0.1

Note

1. Mo studs for implosion types.

PACKING MATERIAL (AMMO PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	paper	53
tape	kraft paper	20
tape	polypropylene	19.6
seal	acrylate	0.2

Chapter 7

GLASS DIODES/RECTIFIERS, SMD

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
-	SOD80	0.033	φ 1.5 × 3.5	2500
IT ⁽²⁾	SOD87	0.053	φ 2.1 × 3.5	2500

Notes

1. All packages have a similar composition, quantities may vary.

2. IT = implosion technology.

Chemical content

DEVICE PART

Group representative: SOD87

DEVICE PART	SUBSTANCE	MASS (mg)
stud	Mo ⁽¹⁾	19.5
flange	Cu	15.0
	plated with SnPb20	2.5
active device	doped Si	0.4
encapsulation	glass (Pb < 54%, Sb < 0.5%)	15
paint/pigment	epoxy copolymer	0.1

Note

1. SOD80: FeNi42 cladded with Cu.

PACKING MATERIAL (REEL PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	56
reel	polystyrene	39
carrier tape	polycarbonate, carbon loaded	18.8
cover tape	polyester	3.3

Chapter 7

GLASS-BEAD RECTIFIERS AND STACKS

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
_	SOD57	0.366	ф 3.8 × 4.6	2500
EHT-stack	SOD61	0.250	$\phi \ 3.0 \times 12.5 \ max.^{(2)}$	5000
-	SOD64	0.840	φ 4.5 × 5.0	4000
EHT-stack	SOD83	1.015	φ 4.5 × 12.5 max. ⁽²⁾	2000
EHT-stack	SOD88	0.360	φ 3.8 × 12.5 max. ⁽²⁾	5000
EHT-stack	SOD89	1.210	φ 5.5 × 12.5 max. ⁽²⁾	2000

Notes

- 1. All packages have a similar composition, quantities may vary.
- 2. Body length depends on reverse voltage and may be less than given here.

Chemical content

DEVICE PART

Group representative: SOD57

DEVICE PART	SUBSTANCE	MASS (mg)
stud	Мо	36
wire	Fe cladded with Cu	198
	plated with SnPb20	5
active device	doped Si	3 ⁽¹⁾
encapsulation	glass (Pb < 6%)	124

Note

1. May be greater for EHT stacks.

PACKING MATERIAL (AMMO PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	paper	53
reel	paper	25
tape	kraft paper	30
label	paper	0.8
seal	acrylate	0.2

Chapter 7

SMALL SIGNAL CERAMIC DIODE, SMD

REFERENCE	PACKAGE CODE	MASS (g)	BODY (mm)	PACKING QUANTITY
_	SOD110	0.010	2.0 × 1.25 × 1.45	3000

Chemical content

DEVICE PART

Group representative: SOD110

DEVICE PART	SUBSTANCE	MASS (mg)
envelope	Al ₂ O ₃ , SiO ₂	8.2
	plated with Cu+SnPb20	1
encapsulation	OCN-epoxy polymer (SiO ₂ < 70%)	0.8
active device	doped Si	<0.1

PACKING MATERIAL (REEL PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	56
reel	polystyrene	74
carrier tape	polycarbonate, carbon loaded	22.6
cover tape	polyester	4
labels	paper	2.1
seal	acrylate	0.2

Chapter 7

FLANGE-MOUNTED CERAMIC RF POWER TRANSISTORS

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
	SOT119	5.20	13.0 × 25.2 × 7.5	40
	SOT121	5.00	13.0 × 25.2 × 7.5	40
British.	SOT123	3.90	$9.8\times25.2\times7.5$	40
-	SOT160	4.86	$9.8 \times 25.2 \times 7.5$	75
	SOT161	3.50	10.2 × 25.2 × 7.5	40
_	SOT171	3.60	$5.9 \times 25.2 \times 7.0$	40
	SOT179	9.80	13.2 × 28.1 × 5.1	40
	SOT262	8.00	10.4 × 34.3 × 5.8	16
_	SOT273	6.90	10.4 × 25.0 × 7.2	60
_	SOT289	8.20	11.8 × 28.1 × 4.6	40
	SOT324	3.58	$6.4 \times 19.0 \times 4.5$	31

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOD119

DEVICE PART	SUBSTANCE	MASS (mg)
flange	Cu ⁽¹⁾	4120
leadframe	FeNi42 ⁽²⁾	270
brazing alloy	AgCu28	20
encapsulation	Al ₂ O ₃	200
heat spreader	BeO, plated with Mo/Ni/Au	540
active device	doped Si	10
glue	polyamide	40

Notes

1. In some types: WCu15 flange.

2. In SOT119A1 and SOT289: FeNiCo leadframe.

PACKING MATERIAL (BLISTER PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	157
foam	polyethylene	27.2
blisters	polystyrene	46
labels	paper	0.8
tape	polypropylene	1
seal	acrylate	0.2

Chapter 7

STUD-MOUNTED CERAMIC RF POWER TRANSISTORS

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
NAME .	SOT120A	3.00	ф 9.8 × 18.8	40
-	SOT122A	1.90	φ 7.6 × 17.0	40
_	SOT122C	1.50	φ 7.6 × 7.0	40
	SOT147	11.40	ф 13.0 × 20.9	40
_	SOT172A	1.40	φ 5.4 × 16.0	40

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOD122A

DEVICE PART	SUBSTANCE	MASS (mg)
stud ⁽¹⁾	Cu	800
leadframe	FeNi42 ⁽²⁾	150
nut	CuZn37, plated with Ni	630
brazing alloy	AgCu28	30
encapsulation	Al ₂ O ₃	120
heat spreader	BeO, plated with Mo/Ni/Au	120
active device	doped Si	10
glue	polyamide	40

Notes

1. SOT122C: disk instead of a stud.

2. SOT122A2: FeNiCo leadframe.

PACKING MATERIAL (BLISTER PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	157
foam	polyethylene	27.2
blisters	polystyrene	46
labels	paper	0.8
tape	polypropylene	1
seal	acrylate	0.2

Chapter 7

CERAMIC RF POWER TRANSISTORS IN PILL PACKAGE

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
-	SOT119D	1.60	φ 13.0 × 4.5	40
-	SOT122D	0.70	φ 7.6 × 4.1	40
-	SOT172D	0.30	φ 5.4 × 3.6	40

Note

1. Ceramic packages without flange or stud (so called "pill"-packages) have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOD119D

DEVICE PART	SUBSTANCE	MASS (mg)
leadframe	FeNi42 ⁽¹⁾	370
brazing alloy	AgCu28	30
encapsulation	Al_2O_3	320
heat spreader	BeO, plated with Mo/Ni/Au	850
active device	doped Si	10
glue	polyamide	20

Note

1. FeNiCo in SOT119A1 and SOT289.

PACKING MATERIAL (BLISTER PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	157
foam	polyethylene	27.2
blisters	polystyrene	46
labels	paper	0.8
tape	polypropylene	1
seal	acrylate	0.2

Chapter 7

FLANGE-MOUNTED RF POWER TRANSISTORS IN PLASTIC PACKAGE

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
	SOT48	4.00	φ 9.8 × 5.8	40
_	SOT55	13.40	φ 16.1 × 8.5	40
_	SOT56	5.40	φ 9.7 × 5.8	40

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOD48

DEVICE PART	SUBSTANCE	MASS (mg)	
leadframe	FeNi42 ⁽¹⁾	670	
nut	CuZn37, plated with Ni (1)	2225	
brazing alloy	AgCu28	50	
encapsulation ⁽²⁾	OCN-epoxy polymer (SiO ₂ < 72%, Sb < 3%, Br < 1%)	670	
heat spreader	BeO, plated with Mo/Ni/Au	365	
active device	doped Si	20	

Notes

1. SOT55: Ni leadframe and nut.

2. SOT55: FeNiCo dome and glass encapsulation.

PACKING MATERIAL (TRAY PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	paper	50
sleeve	paper	19
plate/holder	paper	25
labels	paper	0.9

Chapter 7

POWER TRANSISTORS IN PLASTIC PACKAGE

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
TO-220	SOT78	1.950	10.3 × 9.9 × 4.5	1000
.=	SOT82	0.750	11.1 × 7.8 × 2.8	1000
_	SOT93	4.930	15.2 × 12.7 × 4.6	500
	SOT186	1.950	10.2 × 9.5 × 4.6	1000
_	SOT186A	2.500	10.3 × 9.4 × 4.6	1000
_	SOT199	5.500	15.3 × 21.5 × 5.2	500
D2-pack	SOT404	1.700	10.3 × 9.5 × 4.5	800

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOD93

DEVICE PART	SUBSTANCE	MASS (mg)
leadframe	Cu	3950
	plated with SnPb30	20
solder pellet	SnAg25Sb10 ⁽¹⁾	25
encapsulation	OCN-epoxy polymer (SiO2 < 72%, Sb < 3%, Br < 1%)	920
active device	doped Si	15

Note

1. Optional: PbSn5 solder pellet.

PACKING MATERIAL (TUBE PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	123
tubes	polyvinylchloride	700
turn locks	polyvinylchloride	20
labels	paper	15
tape	polypropylene	0.6
seal	acrylate	0.2

Chapter 7

MEDIUM-POWER TRANSISTORS IN PLASTIC PACKAGE

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
TO-126	SOT32	0.694	11.1 × 7.8 × 2.8	1000
TO-202	SOT128	1.528	11.1 × 7.8 × 2.7	1000

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOT128

DEVICE PART	SUBSTANCE	MASS (mg)
leadframe	Cu, plated with Co /Au	863
	plated with SnPb30	15
active device	doped Si	10
encapsulation	silicon plastic	640

PACKING MATERIAL (TUBE PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	123
tubes	polyvinylchloride	836
end stops	polyvinylchloride	38
labels	paper	15
tape	polypropylene	0.6
seal	acrylate	0.2

Chapter 7

SMALL-SIGNAL TRANSISTORS IN PLASTIC PACKAGE

REFERENCE	PACKAGE CODE	MASS (g)	BODY (mm)	PACKING QUANTITY
TO-92	SOT54	0.250	φ 4.8 × 5.2	2000

Chemical content

DEVICE PART

Group representative: SOT54

DEVICE PART	SUBSTANCE	MASS (mg)
leadframe	CuZn15, plated with Co/Au	113
	plated with SnPb30	1.5
active device	doped Si	0.5
encapsulation ⁽¹⁾	OCN-epoxy polymer (SiO ₂ < 72%, Sb < 4%, Br < 0.6%)	135

Note

1. Alternative: two-shot encapsulation of epoxy and PPS.

PACKING MATERIAL (AMMO PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	97.5
carrier tape	kraft paper	110
buffer	cardboard	20

Chapter 7

RF TRANSISTORS IN PLASTIC PACKAGE

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
T-pack	SOT37	0.115	φ 4.8 × 2.7	9000
X-pack	SOT103	0.122	φ 4.8 × 2.7	5000

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOT37

DEVICE PART	SUBSTANCE	MASS (mg)
leadframe	CuZn15, plated with Co/Au	30
	plated with SnPb30	0.6
active device	doped Si	0.5
encapsulation	OCN-epoxy polymer (SiO ₂ < 72%, Sb < 4%, Br < 0.6%)	84

PACKING MATERIAL (AMMO PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	125
bag	polyethylene	52
label	paper	1.4

Chapter 7

TRANSISTORS IN METAL PACKAGE

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
TO-39	SOT5	0.97	φ 8.5 × 6.6	1000
TO-18	SOT18	0.31	φ 4.8 × 5.3	5000

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOT18

DEVICE PART	SUBSTANCE	MASS (mg)
metal envelope + leads	FeNi28Co18	240
wires + solder	Au	2
solder layer	Sn	5
part of encapsulation	glass	62
active device	doped Si	1

PACKING MATERIAL (BULK PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	125.4
bag	polyethylene	14.5
label	paper	1.4

Chapter 7

TRANSISTORS AND DIODES IN PLASTIC PACKAGE, SMD

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
_	SOD106	75	4.7 × 2.5 × 2.6	1500
_	SOD123	7	2.7 × 1.5 × 1.1	3000
_	SOD323	4	1.7 × 1.3 × 0.9	3000
	SOT23	8	2.9 × 1.3 × 0.9	3000
_	SOT89	50	4.5 × 2.5 × 1.5	1000
_	SOT143	8	2.9 × 1.3 × 0.9	3000
-	SOT223	126	6.5 × 3.5 × 1.6	1000
SC70-3	SOT323	5	2.0 × 1.3 × 0.9	3000
	SOT343	6	2.0 × 1.3 × 0.9	3000
SC70-5	SOT353	5	2.0 × 1.3 × 0.9	3000
SC70-6	SOT363	5	2.0 × 1.3 × 0.9	3000

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOT23

DEVICE PART	SUBSTANCE	MASS (mg)
leadframe	FeNi42 ⁽¹⁾	2.6
	plated with SnPb20	0.3
active device	doped Si	0.1
encapsulation	OCN-epoxy polymer (SiO ₂ < 72%, Sb < 2%, Br < 1%)	5.0

Note

1. Optional: copper-plated NiFe leadframe.

PACKING MATERIAL (BULK PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	56
reel	polystyrene	74
carrier tape	polycarbonate, carbon loaded	22.6
cover tape	polyester	4
labels	paper	2.1
seal	acrylate	0.2

Chapter 7

RF-MODULES

REFERENCE	PACKAGE CODE(1)	MASS (g)	BODY (mm)	PACKING QUANTITY
_	SOT132	34.7	67.5 × 19.7 × 8.1	36
_	SOT246	12.0	45.0 × 14.2 × 6.3	75
_	SOT278	19.6	60.5 × 11.0 × 7.0	150
_	SOT321	2.6	24.8 × 13.2 × 4.0	150
_	SOT342	3.5	36.5 × 11.5 × 3.8	100
_	SOT347	16.5	36.0 × 25.0 × 18.0	48
_	SOT348	10.0	27.2 × 23.5 × 6.0	100
_	SOT350	5.1	34.5 × 12.0 × 4.0	100

Note

1. All packages have a similar composition, quantities may vary.

Chemical content

DEVICE PART

Group representative: SOT278

DEVICE PART	SUBSTANCE	MASS (mg)
heatsink	Cu, plated with Ni/Au	12700
leads	CuSn8, plated with SnPb	200
solder	Pbln and SnAg	400
bond wires	Au	40
substrate	Al ₂ O ₃ , plated with Au/Pt/Ag/Pd	1250
active devices	doped Si, Au metal	60
surface-mount capacitors	BaTiO3, Ag	1200
surface-mount resistors	Al2O3, Ru, Ni, Sn	1200
cap	polyethylene terephthalate	1950
glue	silicon rubber	600

PACKING MATERIAL (BLISTER PACK)

PACKING PART	SUBSTANCE	MASS (g)	
box/plate	paper	112	
blister	polystyrene	123.5	
blister	styrene/butadiene copolymer	120	
tape	polypropylene	0.8	
seal	acrylate	0.2	

Chapter 7

CATV-MODULE

REFERENCE	PACKAGE CODE	MASS (g)	BODY (mm)	PACKING QUANTITY	
= " " " " " " " " " " " " " " " " " " "	SOT115	14.4	$13.8 \times 44.8 \times 20.8$	25	

Chemical content

DEVICE PART

Group representative: SOT115

DEVICE PART	SUBSTANCE	MASS (mg)
heatsink	Al, plated with Ni	8000
leads	CuSn8, plated with SnPb	200
solder	PbIn and SnAg	1000
bond wires	Au	60
alumina + thin film substrate	Al2O3 + Au, Ni, Cr, Cu,	800
active devices	doped Si, Au metal	60
surface-mount capacitors	BaTiO3, Ag	1500
cap	PET	2200
glue	silicon rubber	600

PACKING MATERIAL (BLISTER PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	21
blisters	polystyrene	17.5
label	paper	0.6
seal	acrylate	0.6

Chapter 7

PLASTIC LEADLESS MODULE CARRIER

REFERENCE	PACKAGE CODE	MASS (g)	BODY (mm)	PACKING QUANTITY
stick 3612	SOT385	0.42	12×6×3	5000
stick	SOT408	0.48	12 × 6 × 3.5	5000
coin	SOT412	4.60	φ 25.3 × 4.9	500

Chemical content

DEVICE PART

Group representative: SOT412

DEVICE PART	SUBSTANCE	MASS (mg)		
foil	epoxy polymer + metal pattern	80		
coil	Cu	768		
active device	doped Si	5		
surface mounted capacitor	BaTiO3, Ag	52		
encapsulation	OCN-epoxy polymer (SiO2 < 70%, Sb < 4%, Br < 0.6%)	3700		

PACKING MATERIAL (BULK PACK)

PACKING PART	SUBSTANCE	MASS (g)
box	cardboard	130
bags	polyethylene	5
label	paper	1.4

Chapter 8

Data handbook system

DATA HANDBOOK SYSTEM

Philips Semiconductors data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

Our data handbook titles are listed here.

Integrated circuits

Integrat	ed circuits
Book	Title
IC01	Semiconductors for Radio and Audio Systems
IC02	Semiconductors for Television and Video
	Systems
IC03	Semiconductors for Wired Telecom Systems
IC04	HE4000B Logic Family CMOS
IC05	Advanced Low-power Schottky (ALS) Logic
IC06	High-speed CMOS Logic Family
IC11	General-purpose/Linear ICs
IC12	I ² C Peripherals
IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	CMOS ICs for Clocks and Watches
IC17	Semiconductors for Wireless Communications
IC18	Semiconductors for In-Car Electronics
IC19	ICs for Data Communications
IC20	80C51-based 8-bit Microcontrollers
IC22	Multimedia ICs
IC23	BiCMOS Bus Interface Logic
IC24	Low Voltage CMOS & BiCMOS Logic
IC25	16-bit 80C51XA Microcontrollers
	(eXtended Architecture)
IC26	IC Package Databook
IC27	Complex Programmable Logic Devices

Discrete semiconductors

Book	Title		
SC01	Small-signal and Medium-power Diodes		
SC02	Power Diodes		
SC03	Thyristors and Triacs		
SC04	Small-signal Transistors		
SC05	Video Transistors and Modules for Monitors		
SC06	High-voltage and Switching		
	NPN Power Transistors		
SC07	Small-signal Field-effect Transistors		
SC08a	RF Power Transistors for HF and VHF		
SC08b	RF Power Transistors for UHF		
SC09	RF Power Modules and Transistors for Mobile		
	Phones		
SC13a	PowerMOS Transistors		
	including TOPFETs and IGBTs		
SC13b	Small-signal and Medium-power MOS		
	Transistors		
SC14	RF Wideband Transistors		
SC15	Microwave Transistors (new version planned)		
SC16	Wideband Hybrid IC Modules		
SC17	Semiconductor Sensors		
Professional components			

Circulators and Isolators

PC06

For more information about Philips Semiconductors data handbooks, catalogues and subscriptions contact your nearest Philips Semiconductors national organization, select from the address list on the back cover of this handbook. Product specialists are at your service and enquiries are answered promptly.

MORE INFORMATION FROM PHILIPS SEMICONDUCTORS?

July 1995 8 - 1

Chapter 8

Data handbook system

OVERVIEW OF PHILIPS COMPONENTS DATA HANDBOOKS

Our sister product division, Philips Components, also has a comprehensive data handbook system to support their products. Their data handbook titles are listed here.

Display components

Book Title

DC01 Colour Television Tubes

DC02 Monochrome Monitor Tubes and Deflection Units

DC03 Television Tuners, Coaxial Aerial Input

Assemblies

DC04 Colour Monitor and Multimedia Tubes

DC05 Wire Wound Components

Magnetic products

MA01 Soft Ferrites

MA03 Piezoelectric Ceramics

Specialty Ferrites

MA04 Dry-reed Switches

Passive components

PA01 Electrolytic Capacitors

PA02 Varistors, Thermistors and Sensors

PA03 Potentiometers
PA04 Variable Capacitors
PA05 Film Capacitors

PA06 Ceramic Capacitors

PA06A Surface Mounted Ceramic Multilayer Capacitors

PA08 Fixed Resistors
PA10 Quartz Crystals
PA11 Quartz Oscillators

MORE INFORMATION FROM PHILIPS COMPONENTS?

For more information contact your nearest Philips Components national organization shown in the following list.

Australia: NORTH RYDE, Tel. (02) 9805 4455, Fax. (02) 9805 4466. Austria: WIEN, Tel. (01) 601 01 12 41, Fax. (01) 60 101 12 11. Polarum: MINEY, Tel. (5172) 200 024723 527 (5173) 200 773

Belarus: MINSK, Tel. (5172) 200 924/733, Fax. (5172) 200 773. **Benelux:** EINDHOVEN, Tel. (+31 40) 2783 749, Fax. (+31 40) 2788 399.

Brazil: SÃO PAULO, Tel. (011) 821 2333, Fax. (011) 829 1849. Canada: SCARBOROUGH, Tel. (0416) 292 5161, Fax. (0416) 754 6248.

China: SHANGHAI, Tel. (021) 6485 0600, Fax. (021) 6485 5615.

Denmark: COPENHAGEN, Tel. (32) 883 333, Fax. (31) 571 949.

Finland: ESPOO, Tel. 9 (0)-615 800, Fax. 9 (0)-615 80510. France: SURESNES, Tel. (01) 4099 6161, Fax. (01) 4099 6493. Germany: HAMBURG, Tel. (040) 2489-0, Fax. (040) 2489 1400.

Greece: TAVROS, Tel. (01) 4894 339/(01) 4894 239, Fax. (01) 4814 240.

Hong Kong: KOWLOON, Tel. 2784 3000, Fax. 2784 3003. India: MUMBAI, Tel. (022) 4930 311, Fax. (022) 4930 966/4950 304. Indonesia: JAKARTA, Tel. (021) 794 0040, Fax. (021) 794 0080. Ireland: DUBLIN, Tel. (01) 76 40 203, Fax. (01) 76 40 210.

Israel: TEL AVIV, Tel. (03) 6450 444, Fax. (03) 6491 007. Italy: MILANO, Tel. (02) 6752 2531, Fax. (02) 6752 2557. Japan: TOKYO, Tel. (0) 3 3740 5135, Fax. (0) 3 3740 5035.

Korea (Republic of): SEOUL, Tel. (02) 709 1472, Fax. (02) 709 1480.

Malaysia: PULAU PINANG, Tel. (03) 750 5213, Fax. (03) 757 4880.

Mexico: EL PASO, Tel. (915) 772 4020, Fax. (915) 772 4332. **New Zealand:** AUCKLAND, Tel. (09) 815 4000, Fax. (09) 849 7811.

Norway: OSLO, Tel. (22) 74 8000, Fax. (22) 74 8341. Pakistan: KARACHI, Tel. (021) 587 4641-49,

Fax. (021) 577 035/(021) 587 4546.

Philippines: MANILA, Tel. (02) 816 6345, Fax. (02) 817 3474. Poland: WARSZAWA, Tel. (022) 612 2594, Fax. (022) 612 2327.

Portugal: LINDA-A-VELHA, Tel. (01) 416 3160/416 3333,

Fax. (01) 416 3174/416 3366.

Russia: MOSCOW, Tel. (095) 755 6918, Fax. (095) 755 6919.

Singapore: SINGAPORE, Tel. 350 2000, Fax. 355 1758.

South Africa: JOHANNESBURG, Tel. (011) 470 5911, Fax. (011) 470 5494.

Spain: BARCELONA, Tel. (93) 301 63 12, Fax. (93) 301 42 43.

Sweden: STOCKHOLM, Tel. (+46) 8 632 2000, Fax. (+46) 8 632 2745.

Switzerland: ZÜRICH, Tel. (01) 488 22 11, Fax. (01) 481 77 30.

Taiwan: TAIPEI, Tel. (02) 2134 2900, Fax. (02) 2134 2929.

Thailand: BANGKOK, Tel. (02) 745 4090, Fax. (02) 398 0793.

Turkey: ISTANBUL, Tel. (0212) 279 2770, Fax. (0212) 282 6707.

United Kingdom: DORKING, Tel. (01306) 512 000, Fax. (01306) 512 345.

United States:

• JUPITER, FL, Tel. (561) 745 3300, Fax. (561) 745 3600.

ANN ARBOR, MI, Tel. (313) 996 9400, Fax. (313) 761 2776.

• SAUGERTIES, NY, Tel. (914) 246 2811, Fax. (914) 246 0487.

Yugoslavia (Federal Republic of): BELGRADE, Tel. (0) 11 625 344/373,

Fax. (0) 11 635 777.

For all other countries apply to:

Philips Components, Marketing Communications,

P.O. Box 218.

5600 MD EINDHOVEN, The Netherlands

Fax. +31-40-2724547.

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113.

Tel. +61 2 9805 4455, Fax. +61 2 9805 4466

Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 160 1010,

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 200 733, Fax. +375 172 200 773

Belgium: see The Netherlands

Brazil: see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA

Tel. +359 2 689 211, Fax. +359 2 689 102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG,

Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S,

Tel. +45 32 88 2636, Fax. +45 31 57 0044

Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615800, Fax. +358 9 61580920

France: 4 Rue du Port-aux-Vins, BP317, 92156 SURESNES Cedex.

Tel. +33 1 40 99 6161, Fax. +33 1 40 99 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 23 53 60, Fax. +49 40 23 536 300

Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS,

Tel. +30 1 4894 339/239, Fax. +30 1 4814 240

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor,

254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,

Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: see Singapore

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053.

TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO,

Tel. +39 2 6752 2531, Fax. +39 2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108,

Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,

Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381 Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND,

Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO,

Tel. +47 22 74 8000 Fax +47 22 74 8341

Philippines: Philips Semiconductors Philippines Inc.,

106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA.

Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 1231,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria

Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale.

2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000,

Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Rua do Rocio 220, 5th floor, Suite 51, 04552-903 São Paulo,

SÃO PAULO - SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 829 1849

Spain: Balmes 22 08007 BARCELONA Tel. +34 3 301 6312, Fax. +34 3 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 632 2000, Fax. +46 8 632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH.

Tel. +41 1 488 2686, Fax. +41 1 481 7730

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd.

209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL,

Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes,

MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Argues Avenue, SUNNYVALE, CA 94088-3409.

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v. 11000 BEOGRAD.

Tel. +381 11 625 344, Fax.+381 11 635 777

For all other countries apply to: Philips Semiconductors, Marketing & Sales Communications. Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

@ Philips Electronics N.V. 1997

SCH55

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights

Printed in The Netherlands

197017/20K/02/280

Date of release: July 1997

Document order number: 9397 750 02418

Let's make things better.

PHILIPS

